### INTEGRATED CIRCUITS

## DATA SHEET

# **74LVC86**Quad 2-input EXCLUSIVE-OR gate

Product specification Supersedes data of February 1996 IC24 Data Handbook 1997 Mar 18





## **Quad 2-input EXCLUSIVE-OR gate**

74LVC86

#### **FEATURES**

- Wide supply voltage range of 1.2 to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels

#### **DESCRIPTION**

The 74LVC86 is a high-performance, low-power, low-voltage Si-gate CMOS device that is pin and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment.

The 74LVC86 provides the 2-input EXCLUSIVE-OR function.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 3.3 V	3.7	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per gate	$V_{CC} = 3.3 \text{ V}, V_{I} = \text{GND to } V_{CC}^{1}$	55	pF

#### NOTE:


1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )

 $\begin{array}{l} P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \; (C_L \times V_{CC}^2 \times f_o) \; \text{where:} \\ f_i = \text{input frequency in MHz; } C_L = \text{output load capacity in pF;} \\ f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;} \end{array}$ 

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	-40°C to +85°C	74LVC86 N	74LVC86 N	SOT27-1
14-Pin Plastic SO	-40°C to +85°C	74LVC86 D	74LVC86 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC86 DB	74LVC86 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC86 PW	74LVC86PW DH	SOT402-1


#### PIN CONFIGURATION



#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 4, 9, 12	1A – 4A	Data inputs
2, 5, 10, 13	1B – 4B	Data inputs
3, 6, 8, 11	1Y – 4Y	Data outputs
7	GND	Ground (0 V)
14	V <sub>CC</sub>	Positive supply voltage

#### LOGIC SYMBOL (IEEE/IEC)



 $<sup>\</sup>Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

## Quad 2-input EXCLUSIVE-OR gate


74LVC86

OUTPUTS nY

Н

Н

#### LOGIC SYMBOL



#### 1

NOTES:
H = HIGH voltage level
L = LOW voltage level

**FUNCTION TABLE** 

nΑ

L L

Н

Н

INPUTS


nB

Н

L

Н

#### **LOGIC DIAGRAM (ONE GATE)**



#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
STWIBUL	PARAMETER	CONDITIONS	MIN	MAX	UNII
V <sub>CC</sub>	DC supply voltage (for max. speed performance)		2.7	3.6	V
V <sub>CC</sub>	DC supply voltage (for low-voltage applications)		1.2	3.6	V
VI	DC input voltage range		0	5.5	V
V <sub>I/O</sub>	DC input voltage range for I/Os		0	V <sub>CC</sub>	V
Vo	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
V <sub>I/O</sub>	DC input voltage range for I/Os		-0.5 to V <sub>CC</sub> +0.5	V
lok	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
V <sub>OUT</sub>	DC output voltage	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>OUT</sub>	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

#### NOTES

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Quad 2-input EXCLUSIVE-OR gate

74LVC86

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

			l			
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	-40°C to	+85°C	] TINU
			MIN	TYP <sup>1</sup>	MAX	
V	LUCI Lloyal Input valtage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LOW level lengt voltage	V <sub>CC</sub> = 1.2V			GND	V
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8	\ \ \ \ \
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.5			
	LUCLI lovel autout valtage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		
V <sub>OH</sub>	HIGH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = -12\text{mA}$	V <sub>CC</sub> -0.6			V
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ , $I_O = -24$ mA	V <sub>CC</sub> - 1.0			
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$			0.40	
V <sub>OL</sub>	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	V
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24mA$			0.55	
1 <sub>1</sub>	Input leakage current	$V_{CC} = 3.6V$ ; $V_I = 5.5V$ or GND Not for I/O pins		±0.1	±5	μΑ
I <sub>IHZ</sub> /I <sub>ILZ</sub>	Input current for common I/O pins	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND		±0.1	±15	μА
l <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 3.6V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND		0.1	±10	μΑ
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	20	μΑ
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$ ; $I_O = 0$		5	500	μΑ

#### **NOTE**

#### **AC CHARACTERISTICS**

GND = 0 V;  $t_f$  =  $t_f \leq$  2.5 ns;  $C_L$  = 50 pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C

				LIMITS								
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub>	= 3.3V ±0	).3V	١	/ <sub>CC</sub> = 2.7\	/	V <sub>CC</sub> = 1.2V	UNIT		
			MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	TYP			
t <sub>PHL</sub> / t <sub>PLH</sub>	Propagation delay nA, nB to nY	Figures 1, 2	1.5	4.0	6.5	1.5	4.5	7.0	20	ns		

#### NOTE:

#### **AC WAVEFORMS**

 $\rm V_M=1.5~V$  at  $\rm V_{CC}\geq 2.7~V;~V_M=0.5$  at  $\rm V_{CC}<2.7~V;~V_{OL}$  and  $\rm V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Input (nA, nB) to output (nY) propagation delays

#### **TEST CIRCUIT**




Figure 2. Load circuitry for switching times.

1997 Mar 18

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.


<sup>1.</sup> These typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

## Quad 2-input EXCLUSIVE-OR gate

74LVC86

#### DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	PROJECTION	ISSUE DATE		
SOT27-1	050G04	MO-001AA				<del>92-11-17</del> 95-03-11

## Quad 2-input EXCLUSIVE-OR gate

74LVC86

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	1 // // // //	0.0098 0.0039		0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	ı
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT108-1	076E06\$	MS-012AB			<del>91-08-13</del> 95-01-23	

## Quad 2-input EXCLUSIVE-OR gate

74LVC86

#### SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT337-1		MO-150AB				<del>-95-02-04</del> 96-01-18	


## Quad 2-input EXCLUSIVE-OR gate


74LVC86


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1











#### DIMENSIONS (mm are the original dimensions)

UN	IT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	рb	c	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mı	n	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
	SOT402-1		MO-153				<del>-94-07-12</del> 95-04-04	

1997 Mar 18

## Quad 2-input EXCLUSIVE-OR gate

74LVC86

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.





