DISCRETE SEMICONDUCTORS



Product specification

October 1992



HILIP

# **BLF348**

### FEATURES

- High power gain
- · Easy power control
- Good thermal stability
- Gold metallization ensures excellent reliability.

### DESCRIPTION

Dual push-pull silicon N-channel enhancement mode vertical D-MOS transistor, designed for broadcast transmitter applications in the VHF frequency range.

The transistor is encapsulated in a 4-lead, SOT262 A1 balanced flange envelope, with two ceramic caps. The mounting flange provides the common source connection for the transistors.

### PINNING - SOT262A1

PIN	DESCRIPTION		
1	drain 1		
2	drain 2		
3	gate 1		
4	gate 2		
5	source		



Fig.1 Simplified outline and symbol.

### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

### WARNING

Product and environment safety - toxic materials
This product contains beryllium oxide. The product is entirely safe provided that the BeO discs are not damaged. All persons who handle, use or dispose
of this product should be aware of its nature and of the necessary safety
the regulations applying at the location of the user. It must never be thrown
out with the general or domestic waste.

### QUICK REFERENCE DATA

RF performance in a push-pull common source test circuit.

MODE OF OPERATION	f <sub>vision</sub> (MHz)	V <sub>DS</sub> (V)	I <sub>D</sub> (A)	Т <sub>һ</sub> (°С)	d <sub>im</sub> (dB) (note 1)	P <sub>o sync</sub> (W)	G <sub>p</sub> (dB)
class-A	224.25	28	$2 \times 4.6$	70	-52	> 67	> 11
	224.25	28	$2 \times 4.6$	25	-52	typ. 75	typ. 13

### Note

1. Three-tone test method (vision carrier –8 dB, sound carrier –7 dB, sideband signal –16 dB), zero dB corresponds to peak synchronization level.

# **BLF348**

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134). Per transistor section unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DSS</sub>	drain-source voltage		_	65	V
±V <sub>GSS</sub>	gate-source voltage		_	20	V
I <sub>D</sub>	DC drain current		_	25	А
P <sub>tot</sub>	total power dissipation	up to T <sub>mb</sub> = 25 °C; total device; both sections equally loaded	-	500	W
T <sub>stg</sub>	storage temperature		-65	150	°C
Tj	junction temperature		_	200	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	CONDITIONS	THERMAL RESISTANCE
R <sub>th j-mb</sub>	thermal resistance from junction to mounting base	total device; both sections equally loaded	0.35 K/W
R <sub>th mb-h</sub>	thermal resistance from mounting base to heatsink	total device; both sections equally loaded	0.15 K/W





# **BLF348**

### **CHARACTERISTICS (per section)**

 $T_j = 25 \ ^{\circ}C$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0; I <sub>D</sub> = 0.1 A	65	-	-	V
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = 28 V$	-	-	5	mA
I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	-	-	1	μA
V <sub>GS(th)</sub>	gate-source threshold voltage	I <sub>D</sub> = 0.1 A; V <sub>DS</sub> = 10 V	2	-	4.5	V
$\Delta V_{GS(th)}$	gate-source voltage difference of both transistor sections	I <sub>D</sub> = 0.1 A; V <sub>DS</sub> = 10 V	-	-	100	mV
9 <sub>fs</sub>	forward transconductance	I <sub>D</sub> = 8 A; V <sub>DS</sub> = 10 V	5	7.5	-	S
g <sub>fs1</sub> /g <sub>fs2</sub>	forward transconductance ratio of both transistor sections	I <sub>D</sub> = 8 A; V <sub>DS</sub> = 10 V	0.9	-	1.1	
R <sub>DS(on)</sub>	drain-source on-state resistance	I <sub>D</sub> = 8 A; V <sub>GS</sub> = 10 V	-	0.1	0.15	Ω
I <sub>DSX</sub>	on-state drain current	V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 10 V	-	37	-	A
C <sub>is</sub>	input capacitance	$V_{GS} = 0; V_{DS} = 28 V; f = 1 MHz$	-	495	-	pF
C <sub>os</sub>	output capacitance	$V_{GS} = 0; V_{DS} = 28 V; f = 1 MHz$	-	340	_	pF
C <sub>rs</sub>	feedback capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 28 V; f = 1 MHz	-	40	-	pF



Fig.4 Temperature coefficient of gate-source voltage as a function of drain current, typical values per section.



 $V_{DS}$  = 10 V;  $T_j$  = 25 °C.



# **BLF348**



# **BLF348**

### APPLICATION INFORMATION FOR CLASS-A OPERATION

$$\begin{split} &\mathsf{T}_{\mathsf{h}} = 70 \ ^{\circ}\mathsf{C}; \ &\mathsf{R}_{\mathsf{th}\ \mathsf{mb-h}} = 0.15 \ \mathsf{K/W} \ unless \ otherwise \ specified. \\ &\mathsf{RF} \ performance \ in \ a \ linear \ amplifier \ (common \ source \ circuit \ class-A \ circuit). \\ &\mathsf{R}_{\mathsf{GS}} = 82 \ \Omega \ per \ section; \ optimum \ load \ impedance \ per \ section = 0.14 \ + \ j0.14 \ \Omega. \end{split}$$

MODE OF OPERATION	f <sub>vision</sub> (MHz)	V <sub>DS</sub> (V)	I <sub>D</sub> (A)	Т <sub>һ</sub> (°С)	d <sub>im</sub> (dB) (note 1)	P <sub>o sync</sub> (W)	G <sub>p</sub> (dB)
class-A	224.25	28	2×4.6	70	-52	> 67	> 11
	224 25	28	2 ~ 1 6	25	_52	typ. 70	typ. 12.0
	224.25	20	2 ~ 4.0	25	-52	typ. 75	typ. 15
	224.25	28	2×4.6	70	-55	> 54	> 11
						typ. 57	typ.12.5
	224.25	28	2×4.6	25	-55	typ. 62	typ. 13

### Note

1. Three-tone test method (vision carrier –8 dB, sound carrier –7 dB, sideband signal –16 dB), zero dB corresponds to peak synchronization level.

### **Ruggedness in class-A operation**

The BLF348 is capable of withstanding a load mismatch corresponding to VSWR = 20 through all phases under the following conditions:

 $V_{DS}$  = 28 V; f = 224.25 MHz at rated output power.

October 1992

\_



# VHF linear push-pull power MOS transistor

BLF348

Product specification

 $\overline{\phantom{a}}$ 

# BLF348

### List of components (class-A test circuit)

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	CATALOGUE NO.
C1	film dielectric trimmer	2 to 9 pF		2222 809 09006
C2, C3	multilayer ceramic chip capacitor (note 1)	2 × 10 pF in parallel + 22 pF		
C4, C30	film dielectric trimmer	5 to 60 pF		2222 809 08003
C5	multilayer ceramic chip capacitor (note 1)	82 pF, 500 V		
C6, C9, C10, C13, C14, C19	multilayer ceramic chip capacitor	100 nF, 50 V		2222 852 47104
C11, C12, C20, C27	multilayer ceramic chip capacitor (note 1)	1 nF, 500 V		
C7, C8, C16, C17	MKT film capacitor	1 μF		2222 371 11105
C21, C26	electrolytic capacitor	10 μF, 63 V		
C22, C25	electrolytic capacitor	220 μF, 63 V		
C15, C18, C23, C24	multilayer ceramic chip capacitor (note 1)	510 pF, 500 V		
C28, C31	multilayer ceramic chip capacitor (note 1)	$2 \times 8.2 \text{ pF in}$ parallel, 500 V		
C29	multilayer ceramic chip capacitor (note 1)	$3 \times 39 \text{ pF}$ in parallel, 500 V		
C32	multilayer ceramic chip capacitor (note 1)	33 pF, 500 V		
C33	multilayer ceramic chip capacitor (note 1)	18 pF, 500 V		
C34, C35	multilayer ceramic chip capacitor (note 1)	10 pF + 18 pF + 62 pF (3 in parallel), 500 V		
C36	film dielectric trimmer	2 to 18 pF		2222 809 09003
L1, L3, L22, L24	stripline (note 2)	50 Ω	$4.8 \times 80 \text{ mm}$	
L2, L23	semi-rigid cable (note 3)	50 Ω	ext. conductor length 80 mm ext. dia 3.6 mm	
L4, L5	stripline (note 2)	43 Ω	$6 \times 32 \text{ mm}$	
L6, L7	stripline (note 2)	43 Ω	$6 \times 7 \text{ mm}$	
L8, L9	stripline (note 2)	43 Ω	$6 \times 7 \text{ mm}$	
L10, L13	grade 3B Ferroxcube wideband HF choke	2 in parallel		4312 020 36642
L11, L12	3/4 turn enamelled 2 mm copper wire	40 nH	space 1 mm int. dia. 10 mm leads $2 \times 7$ mm	
L14, L15	stripline (notes 2 and 4)	43 Ω	$6 \times 6 \text{ mm}$	
L16, L17	stripline (notes 2 and 4)	43 Ω	$6 \times 9.5 \text{ mm}$	
L18, L19	stripline (notes 2 and 4)	43 Ω	6×27.5 mm	
L20, L21	stripline (notes 2 and 4)	43 Ω	$6 \times 13 \text{ mm}$	

# **BLF348**

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	CATALOGUE NO.
R1, R6	10 turns Bourns potentiometer	50 kΩ		
R2, R5	0.4 W metal film resistor	1 kΩ		
R3, R4	0.4 W metal film resistor	82 Ω		
R7, R8	1 W, $\pm$ 5% metal film resistor	10 Ω		

### Notes

- 1. American Technical Ceramics (ATC) capacitor, type 100B or other capacitor of the same quality.
- 2. The striplines L1, L3 L9, L14 L22 and L24 are on a double copper-clad printed circuit board with glass microfibre PTFE dielectric ( $\epsilon_r = 2.2$ ); thickness  $\frac{1}{16}$  inch; thickness of copper sheet 2 x 35  $\mu$ m.
- 3. Semi-rigid cables L2 and L23 are soldered on to striplines L1 and L24.
- 4. A copper strap, thickness 0.8 mm, is soldered on to striplines L14 L21.

# **BLF348**









# Fig.12 Load impedance as a function of frequency (series components), typical values.

### PACKAGE OUTLINE



**BLF348** 

## **BLF348**

### DEFINITIONS

Data Sheet Status				
Objective specification This data sheet contains target or goal specifications for product development.				
Preliminary specification This data sheet contains preliminary data; supplementary data may be published				
Product specification This data sheet contains final product specifications.				
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.