

# ROMless 8-bit microcontroller

# OM5202

## DESCRIPTION

The OM5202 8-Bit ROMless Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The OM5202 has the same instruction set as the 80C51.

See also:

- OM5232 — 8K bytes mask programmable ROM
- OM5234 — 16k bytes mask programmable ROM
- OM5238 — 32K bytes mask programmable ROM


This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The OM5202 contains no read-only program memory, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, UART and on-chip oscillator and timing circuits. The OM5202 can be expanded with standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75µs and 40% in 1.5µs. Multiply and divide instructions require 3µs.

## FEATURES

- 80C51 central processing unit
- no internal ROM, externally up to 64k bytes
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- Two open drain I/O's (P1.6, P1.7)
- Full-duplex UART facilities
- Power control modes
  - Idle mode
  - Power-down mode
- Operating frequency range: 1.2 to 16 MHz
- Operating ambient temperature range: 0 to +70°C

## PIN CONFIGURATIONS



## PART NUMBER SELECTION

| PHILIPS PART ORDER NUMBER PART MARKING | PACKAGE NUMBER | TEMPERATURE RANGE °C, PACKAGE                    | FREQUENCY MHz |
|--|----------------|--|---------------|
| OM5202/FBP                             | SOT129         | 0 to +70, Plastic Dual In-line Package, 40 leads | 1.2 to 16     |
| OM5202/FBB                             | SOT307-2       | 0 to +70, Plastic Quad Flat Pack, 44 leads       | 1.2 to 16     |

## EQUIVALENT TYPES


Details are as specified by the data sheet for the equivalent type:

- OM5202 = P80C652 without I<sup>2</sup>C function.**
- OM5232 = P83C652 without I<sup>2</sup>C function.**
- OM5234 = P83C654 without I<sup>2</sup>C function.**
- OM5238 = P83C528 without I<sup>2</sup>C function.**


# ROMless 8-bit microcontroller

# OM5202

## QFP PIN FUNCTIONS




## LOGIC SYMBOL



### NOTE:

1. Due to EMC improvements, all V<sub>SS</sub> pins (6, 16, 28, 39) must be connected to V<sub>SS</sub>.

## BLOCK DIAGRAM



## ROMless 8-bit microcontroller

OM5202

## PIN DESCRIPTIONS

| MNEMONIC        | PIN NUMBER |               | TYPE | NAME AND FUNCTION  |
|-----------------|------------|---------------|------|--|
|                 | DIP        | QFP           |      |  |
| V <sub>SS</sub> | 20         | 6, 16, 28, 39 | I    | <b>Ground:</b> 0V reference. With the QFP package all V <sub>SS</sub> pins (V <sub>SS1</sub> to V <sub>SS4</sub> ) must be connected.  |
| V <sub>DD</sub> | 40         | 38            | I    | <b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.  |
| P0.0–0.7        | 39–32      | 37–30         | I/O  | <b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.  |
| P1.0–P1.5       | 1–6        | 40–44, 1      | I/O  | <b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Alternate functions include:   |
| P1.6            | 7          | 2             | I/O  | open drain output  |
| P1.7            | 8          | 3             | I/O  | open drain output  |
| P2.0–P2.7       | 21–28      | 18–25         | I/O  | <b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. |
| P3.0–P3.7       | 10–17      | 5, 7–13       | I/O  | <b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:  |
|                 | 10         | 5             | I    | <b>RxD (P3.0):</b> Serial input port   |
|                 | 11         | 7             | O    | <b>TxD (P3.1):</b> Serial output port  |
|                 | 12         | 8             | I    | <b>INT0 (P3.2):</b> External interrupt   |
|                 | 13         | 9             | I    | <b>INT1 (P3.3):</b> External interrupt   |
|                 | 14         | 10            | I    | <b>T0 (P3.4):</b> Timer 0 external input   |
|                 | 15         | 11            | I    | <b>T1 (P3.5):</b> Timer 1 external input   |
|                 | 16         | 12            | O    | <b>WR (P3.6):</b> External data memory write strobe  |
|                 | 17         | 13            | O    | <b>RD (P3.7):</b> External data memory read strobe   |
| RST             | 9          | 4             | I    | <b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>DD</sub> .  |
| ALE             | 30         | 27            | I/O  | <b>Address Latch Enable:</b> Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency. Note that one ALE pulse is skipped during each access to external data memory.   |
| PSEN            | 29         | 26            | O    | <b>Program Store Enable:</b> Read strobe to external program memory via Port 0 and Port 2. It is activated twice each machine cycle during fetches from the external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs and can drive CMOS inputs without external pull-ups.   |
| E <sub>A</sub>  | 31         | 29            | I    | <b>External Access:</b> If during a RESET, E <sub>A</sub> is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 16384. If during a RESET, E <sub>A</sub> is held a TTL LOW level, the CPU executes out of external program memory. E <sub>A</sub> is not allowed to float.   |
| XTAL1           | 19         | 15            | I    | <b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.  |
| XTAL2           | 18         | 14            | O    | <b>Crystal 2:</b> Output from the inverting oscillator amplifier.  |

## NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V<sub>DD</sub> + 0.5V or V<sub>SS</sub> – 0.5V, respectively.

# ROMless 8-bit microcontroller

# OM5202

**Table 1. OM5202 Special Function Registers**

| SYMBOL  | DESCRIPTION               | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION |             |     |     |      |               |     |     | RESET VALUE |
|---------|---------------------------|----------------|---|-------------|-----|-----|------|---------------|-----|-----|-------------|
|         |                           |                | MSB   |             |     |     | LSB  |               |     |     |             |
| ACC*    | Accumulator               | E0H            | E7  | E6          | E5  | E4  | E3   | E2            | E1  | E0  | 00H         |
| B*      | B Register                | F0H            | F7  | F6          | F5  | F4  | F3   | F2            | F1  | F0  | 00H         |
| DPTR:   | Data Pointer<br>(2 bytes) |                |   |             |     |     |      |               |     |     |             |
| DPH     | Data Pointer High         | 83H            |   |             |     |     |      |               |     |     | 00H         |
| DPL     | Data Pointer Low          | 82H            |   |             |     |     |      |               |     |     | 00H         |
|         |                           |                | AF  | AE          | AD  | AC  | AB   | AA            | A9  | A8  |             |
| IE*#    | Interrupt Enable          | A8H            | EA  |             | ES1 | ES0 | ET1  | EX1           | ET0 | EX0 | 0x000000B   |
|         |                           |                | BF  | BE          | BD  | BC  | BB   | BA            | B9  | B8  |             |
| IP*#    | Interrupt Priority        | B8H            | –   |             | PS1 | PS0 | PT1  | PX1           | PT0 | PX0 | xx000000B   |
|         |                           |                | 87  | 86          | 85  | 84  | 83   | 82            | 81  | 80  |             |
| P0*     | Port 0                    | 80H            | AD7   | AD6         | AD5 | AD4 | AD3  | AD2           | AD1 | AD0 | FFH         |
|         |                           |                | 97  | 96          | 95  | 94  | 93   | 92            | 91  | 90  |             |
| P1*#    | Port 1                    | 90H            | SDA   | SCL         |     |     |      |               |     |     | FFH         |
|         |                           |                | A7  | A6          | A5  | A4  | A3   | A2            | A1  | A0  |             |
| P2*     | Port 2                    | A0H            | A15   | A14         | A13 | A12 | A11  | A10           | A9  | A8  | FFH         |
|         |                           |                | B7  | B6          | B5  | B4  | B3   | B2            | B1  | B0  |             |
| P3*     | Port 3                    | B0H            | R $\bar{D}$                                       | WR          | T1  | T0  | INT1 | INT $\bar{0}$ | TXD | RXD | FFH         |
| PCON    | Power Control             | 87H            | SMOD  | –           | –   | –   | GF1  | GF0           | PD  | IDL | 0xxx0000B   |
|         |                           |                | 9F  | 9E          | 9D  | 9C  | 9B   | 9A            | 99  | 98  |             |
| S0CON*# | Serial 0 Port Control     | 98H            | SM0   | SM1         | SM2 | REN | TB8  | RB8           | TI  | RI  | 00H         |
| S0BUF#  | Serial 0 Data Buffer      | 99H            |   |             |     |     |      |               |     |     | xxxxxxxxB   |
|         |                           |                | D7  | D6          | D5  | D4  | D3   | D2            | D1  | D0  |             |
| PSW*    | Program Status Word       | D0H            | CY  | AC          | F0  | RS1 | RS0  | OV            | F1  | P   | 00H         |
|         | reserved (Note 1)         | DAH            |   |             |     |     |      |               |     |     | 00H         |
| SP      | Stack Pointer             | 81H            |   |             |     |     |      |               |     |     | 07H         |
|         | reserved (Note 1)         | DBH            |   |             |     |     |      |               |     |     | 00H         |
|         | reserved (Note 1)         | D9H            |   |             |     |     |      |               |     |     | F8H         |
|         | reserved (Note 1)         | D8H            |   |             |     |     |      |               |     |     | 00000000B   |
|         |                           |                | 8F  | 8E          | 8D  | 8C  | 8B   | 8A            | 89  | 88  |             |
| TCON*   | Timer Control             | 88H            | TF1   | TR1         | TF0 | TR0 | IE1  | IT1           | IE0 | IT0 | 00H         |
| TH1     | Timer High 1              | 8DH            |   |             |     |     |      |               |     |     | 00H         |
| TH0     | Timer High 0              | 8CH            |   |             |     |     |      |               |     |     | 00H         |
| TL1     | Timer Low 1               | 8BH            |   |             |     |     |      |               |     |     | 00H         |
| TL0     | Timer Low 0               | 8AH            |   |             |     |     |      |               |     |     | 00H         |
| TMOD    | Timer Mode                | 89H            | GATE  | C $\bar{T}$ | M1  | M0  | GATE | C $\bar{T}$   | M1  | M0  | 00H         |

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

**NOTE**

1. Reserved for I<sup>2</sup>C; not supported in OM5202

# ROMless 8-bit microcontroller

# OM5202

## ROM CODE EXTERNAL (OM5202)

The MOVC instructions are the only instructions that have access to program code in the external program memory. The EA input is latched during RESET.

## OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 2.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

## Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few

milliseconds) plus two machine cycles. At power-on, the voltage on V<sub>DD</sub> and RST must come up at the same time for a proper start-up.

## Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

## Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

**Table 2. External Pin Status During Idle and Power-Down Mode**

| MODE       | PROGRAM MEMORY | ALE | PSEN | PORT 0 | PORT 1 | PORT 2  | PORT 3 |
|------------|----------------|-----|------|--------|--------|---------|--------|
| Idle       | External       | 1   | 1    | Float  | Data   | Address | Data   |
| Power-down | External       | 0   | 0    | Float  | Data   | Data    | Data   |

## Serial Control Register (S1CON) – See Table 3

|             |     |      |     |     |    |    |     |     |
|-------------|-----|------|-----|-----|----|----|-----|-----|
| S1CON (D8H) | CR2 | ENS1 | STA | STO | SI | AA | CR1 | CR0 |
|-------------|-----|------|-----|-----|----|----|-----|-----|

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

**Table 3. Serial Clock Rates**

| CR2 | CR1 | CR0 | BIT FREQUENCY (kHz) AT f <sub>osc</sub> |                         |                         | f <sub>osc</sub> DIVIDED BY   |
|-----|-----|-----|---|-------------------------|-------------------------|---|
|     |     |     | 6MHz                                    | 12MHz                   | 16MHz                   |   |
| 0   | 0   | 0   | 23                                      | 47                      | 62.5                    | 256   |
| 0   | 0   | 1   | 27                                      | 54                      | 71                      | 224   |
| 0   | 1   | 0   | 31.25                                   | 62.5                    | 83.3                    | 192   |
| 0   | 1   | 1   | 37                                      | 75                      | 100                     | 160   |
| 1   | 0   | 0   | 6.25                                    | 12.5                    | 17                      | 960   |
| 1   | 0   | 1   | 50                                      | 100                     | 133                     | 120   |
| 1   | 1   | 0   | 100                                     | 200                     | 267                     | 60  |
| 1   | 1   | 1   | 0.24 < 62.5<br>0 to 255                 | 0.49 < 62.5<br>0 to 254 | 0.65 < 55.6<br>0 to 253 | 96 × (256 – (reload value Timer 1))<br>reload value range Timer 1 (in mode 2) |

# ROMless 8-bit microcontroller


# OM5202

## ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>

| PARAMETER  | RATING        | UNIT |
|--|---------------|------|
| Storage temperature range  | -65 to +150   | °C   |
| Voltage on any other pin to $V_{SS}$   | -0.5 to + 6.5 | V    |
| Input, output current on any single pin  | $\pm 5$       | mA   |
| Power dissipation (based on package heat transfer limitations, not device power consumption) | 1             | W    |

### NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.



## ROMless 8-bit microcontroller

## OM5202

**DC ELECTRICAL CHARACTERISTICS**

$V_{SS} = 0V$ ,  $V_{DD} = 5.0V \pm 10\%$ . Operating temperature range 0 to 70°C.

| SYMBOL    | PARAMETER   | TEST CONDITIONS   | LIMITS                             |                 | UNIT                |
|-----------|---|---|------------------------------------|-----------------|---------------------|
|           |   |   | MIN.                               | MAX.            |                     |
| $V_{IL}$  | Input low voltage, except $\bar{E}A$ , P1.6, P1.7   |   | -0.5                               | $0.2V_{DD}-0.1$ | V                   |
| $V_{IL1}$ | Input low voltage to $\bar{E}A$   |   | -0.5                               | $0.2V_{DD}-0.3$ | V                   |
| $V_{IL2}$ | Input low voltage to P1.6, P1.7   |   | -0.5                               | $0.3V_{DD}$     | V                   |
| $V_{IH}$  | Input high voltage, except XTAL1, RST, P1.6, P1.7   |   | $0.2V_{DD}+0.9$                    | $V_{DD}+0.5$    | V                   |
| $V_{IH1}$ | Input high voltage, XTAL1, RST  |   | $0.7V_{DD}$                        | $V_{DD}+0.5$    | V                   |
| $V_{IH2}$ | Input high voltage, P1.6, P1.7  |   | $0.7V_{DD}$                        | 6.0             | V                   |
| $V_{OL}$  | Output low voltage, ports 1, 2, 3, except P1.6, P1.7  | $I_{OL} = 1.6mA$ 7), 8)   |                                    | 0.45            | V                   |
| $V_{OL1}$ | Output low voltage, port 0, ALE, PSEN   | $I_{OL} = 3.2mA$ 7), 8)   |                                    | 0.45            | V                   |
| $V_{OL2}$ | Output low voltage, P1.6, P1.7  | $I_{OL} = 3.0mA$  |                                    | 0.4             | V                   |
| $V_{OH}$  | Output high voltage, ports 1, 2, 3, ALE, $\overline{PSEN}$ 9)   | $I_{OH} = -60\mu A$<br>$I_{OH} = -25\mu A$<br>$I_{OH} = -10\mu A$   | 2.4<br>$0.75V_{DD}$<br>$0.9V_{DD}$ |                 | V<br>V<br>V         |
| $V_{OH1}$ | Output high voltage; port 0 in external bus mode  | $I_{OH} = -800\mu A$<br>$I_{OH} = -300\mu A$<br>$I_{OH} = -80\mu A$ | 2.4<br>$0.75V_{DD}$<br>$0.9V_{DD}$ |                 | V<br>V<br>V         |
| $I_{IL}$  | Logical 0 input current, ports 1, 2, 3, except P1.6, P1.7   | $V_{IN} = 0.45V$  |                                    | -50             | $\mu A$             |
| $I_{TL}$  | Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6, P1.7   | See note 6)   |                                    | -650            | $\mu A$             |
| $I_{L1}$  | Input leakage current, port 0, $\bar{E}A$   | $0.45V < V_I < V_{DD}$  |                                    | $\pm 10$        | $\mu A$             |
| $I_{L2}$  | Input leakage current, P1.6, P1.7   | $0V < V_I < 6.0V$<br>$0V < V_{DD} < 6.0V$                           |                                    | $\pm 10$        | $\mu A$             |
| $I_{DD}$  | Power supply current:<br>Active mode @ 16MHz 2), 10)<br>Idle mode @ 16MHz 3), 10)<br>Power down mode 4), 5) | See note 1)<br>$V_{DD}=6.0V$  |                                    | 26.5<br>6<br>50 | mA<br>mA<br>$\mu A$ |
| $R_{RST}$ | Internal reset pull-down resistor   |   | 50                                 | 150             | k $\Omega$          |
| $C_{IO}$  | Pin capacitance   | Freq.=1MHz  |                                    | 10              | pF                  |

**NOTES FOR DC ELECTRICAL CHARACTERISTICS:**

- See Figures 9 through 11 for  $I_{DD}$  test conditions.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 5ns$ ;  $V_{IL} = V_{SS} + 0.5V$ ;  $V_{IH} = V_{DD} - 0.5V$ ; XTAL2 not connected;  $\bar{E}A = RST = Port 0 = P1.6 = P1.7 = V_{DD}$ . See Figure 9.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 5ns$ ;  $V_{IL} = V_{SS} + 0.5V$ ;  $V_{IH} = V_{DD} - 0.5V$ ; XTAL2 not connected; Port 0 = P1.6 = P1.7 =  $V_{DD}$ ;  $\bar{E}A = RST = V_{SS}$ . See Figure 10.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 =  $V_{DD}$ ;  $\bar{E}A = RST = V_{SS}$ . See Figure 11.
- $2V \leq V_{PD} \leq V_{DDmax}$ .
- Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$ s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows: Maximum  $I_{OL} = 10mA$  per port pin; Maximum  $I_{OL} = 26mA$  total for Port 0; Maximum  $I_{OL} = 15mA$  total for Ports 1, 2, and 3; Maximum  $I_{OL} = 71mA$  total for all output pins. If  $I_{OL}$  exceeds the test conditions,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and  $\overline{PSEN}$  to momentarily fall below the  $0.9V_{DD}$  specification when the address bits are stabilizing.
- $I_{DDMAX}$  for other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz.  $I_{DDMAX}$  is given in mA.

## ROMless 8-bit microcontroller

OM5202

AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

| SYMBOL                | FIGURE | PARAMETER   | 16MHz CLOCK |     | VARIABLE CLOCK   |                       | UNIT    |
|-----------------------|--------|---|-------------|-----|------------------|-----------------------|---------|
|                       |        |   | MIN         | MAX | MIN              | MAX                   |         |
| $1/t_{CLCL}$          | 2      | Oscillator frequency  |             |     | 1.2              | 16                    | MHz     |
| $t_{LHLL}$            | 2      | ALE pulse width   | 85          |     | $2t_{CLCL}-40$   |                       | ns      |
| $t_{AVLL}$            | 2      | Address valid to ALE low                                    | 8           |     | $t_{CLCL}-55$    |                       | ns      |
| $t_{LLAX}$            | 2      | Address hold after ALE low                                  | 28          |     | $t_{CLCL}-35$    |                       | ns      |
| $t_{LLIV}$            | 2      | ALE low to valid instruction in                             |             | 150 |                  | $4t_{CLCL}-100$       | ns      |
| $t_{LLPL}$            | 2      | ALE low to $\overline{PSEN}$ low                            | 23          |     | $t_{CLCL}-40$    |                       | ns      |
| $t_{PLPH}$            | 2      | $\overline{PSEN}$ pulse width                               | 143         |     | $3t_{CLCL}-45$   |                       | ns      |
| $t_{PLIV}$            | 2      | $\overline{PSEN}$ low to valid instruction in               |             | 83  |                  | $3t_{CLCL}-105$       | ns      |
| $t_{PXIX}$            | 2      | Input instruction hold after $\overline{PSEN}$              | 0           |     | 0                |                       | ns      |
| $t_{PXIZ}$            | 2      | Input instruction float after $\overline{PSEN}$             |             | 38  |                  | $t_{CLCL}-25$         | ns      |
| $t_{AVIV}$            | 2      | Address to valid instruction in                             |             | 208 |                  | $5t_{CLCL}-105$       | ns      |
| $t_{PLAZ}$            | 2      | $\overline{PSEN}$ low to address float                      |             | 10  |                  | 10                    | ns      |
| <b>Data Memory</b>    |        |   |             |     |                  |                       |         |
| $t_{RLRH}$            | 3, 4   | $\overline{RD}$ pulse width                                 | 275         |     | $6t_{CLCL}-100$  |                       | ns      |
| $t_{WLWH}$            | 3, 4   | $\overline{WR}$ pulse width                                 | 275         |     | $6t_{CLCL}-100$  |                       | ns      |
| $t_{RLDV}$            | 3, 4   | $\overline{RD}$ low to valid data in                        |             | 148 |                  | $5t_{CLCL}-165$       | ns      |
| $t_{RHDX}$            | 3, 4   | Data hold after $\overline{RD}$                             | 0           |     | 0                |                       | ns      |
| $t_{RHDZ}$            | 3, 4   | Data float after $\overline{RD}$                            |             | 55  |                  | $2t_{CLCL}-70$        | ns      |
| $t_{LLDV}$            | 3, 4   | ALE low to valid data in                                    |             | 350 |                  | $8t_{CLCL}-150$       | ns      |
| $t_{AVDV}$            | 3, 4   | Address to valid data in                                    |             | 398 |                  | $9t_{CLCL}-165$       | ns      |
| $t_{LLWL}$            | 3, 4   | ALE low to $\overline{RD}$ or $\overline{WR}$ low           | 138         | 238 | $3t_{CLCL}-50$   | $3t_{CLCL}+50$        | ns      |
| $t_{AVWL}$            | 3, 4   | Address valid to $\overline{WR}$ low or $\overline{RD}$ low | 120         |     | $4t_{CLCL}-130$  |                       | ns      |
| $t_{QVWX}$            | 3, 4   | Data valid to $\overline{WR}$ transition                    | 3           |     | $t_{CLCL}-60$    |                       | ns      |
| $t_{DW}$              | 3, 4   | Data setup time before $\overline{WR}$                      | 288         |     | $7t_{CLCL}-150$  |                       | ns      |
| $t_{WHQX}$            | 3, 4   | Data hold after $\overline{WR}$                             | 13          |     | $t_{CLCL}-50$    |                       | ns      |
| $t_{RLAZ}$            | 3, 4   | $\overline{RD}$ low to address float                        |             | 0   |                  | 0                     | ns      |
| $t_{WHLH}$            | 3, 4   | $\overline{RD}$ or $\overline{WR}$ high to ALE high         | 23          | 103 | $t_{CLCL}-40$    | $t_{CLCL}+40$         | ns      |
| <b>Shift Register</b> |        |   |             |     |                  |                       |         |
| $t_{XLXL}$            | 5      | Serial port clock cycle time <sup>3</sup>                   | 0.75        |     | $12t_{CLCL}$     |                       | $\mu$ s |
| $t_{QVXH}$            | 5      | Output data setup to clock rising edge <sup>3</sup>         | 492         |     | $10t_{CLCL}-133$ |                       | ns      |
| $t_{XHQX}$            | 5      | Output data hold after clock rising edge <sup>3</sup>       | 80          |     | $2t_{CLCL}-117$  |                       | ns      |
| $t_{XHDX}$            | 5      | Input data hold after clock rising edge <sup>3</sup>        | 0           |     | 0                |                       | ns      |
| $t_{XHDV}$            | 5      | Clock rising edge to input data valid <sup>3</sup>          |             | 492 |                  | $10t_{CLCL}-133$      | ns      |
| <b>External Clock</b> |        |   |             |     |                  |                       |         |
| $t_{CHCX}$            | 6      | High time <sup>3</sup>                                      | 20          |     | 20               | $t_{CLCL} - t_{CLCX}$ | ns      |
| $t_{CLCX}$            | 6      | Low time <sup>3</sup>                                       | 20          |     | 20               | $t_{CLCL} - t_{CHCX}$ | ns      |
| $t_{CLCH}$            | 6      | Rise time <sup>3</sup>                                      |             | 20  |                  | 20                    | ns      |
| $t_{CHCL}$            | 6      | Fall time <sup>3</sup>                                      |             | 20  |                  | 20                    | ns      |

## NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and  $\overline{PSEN}$  = 100pF, load capacitance for all other outputs = 80pF.
- These values are characterized but not 100% production tested.



# ROMless 8-bit microcontroller



# OM5202

## EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:




- A – Address
- C – Clock
- D – Input data
- H – Logic level high
- I – Instruction (program memory contents)
- L – Logic level low, or ALE
- P – PSEN

- Q – Output data
  - R – RD signal
  - t – Time
  - V – Valid
  - W – WR signal
  - X – No longer a valid logic level
  - Z – Float
- Examples:**  $t_{AVLL}$  = Time for address valid to ALE low.  
 $t_{LLPL}$  = Time for ALE low to PSEN low.








ROMless 8-bit microcontroller

OM5202



# ROMless 8-bit microcontroller

# OM5202



**NOTE:**

\* Ports 1.6 and 1.7 should be connected to  $V_{CC}$  through resistors of sufficiently high value such that the sink current into these pins does not exceed the  $I_{OL1}$  specification.