## DATA SHEET

## PCF2103 family LCD controllers/drivers

Product specification
File under Integrated Circuits, IC12

## CONTENTS

1 FEATURES
2 APPLICATIONS
7 FUNCTIONAL DESCRIPTION
7.1 LCD bias voltage generator
7.2 Oscillator
7.3 External clock
7.4 Power-on reset
7.5 Power-down mode
7.6 Registers
7.7 Busy flag
7.8 Address Counter (AC)
7.9 Display Data RAM (DDRAM)
$7.10 \quad$ Character Generator ROM (CGROM)
7.11 Character Generator RAM (CGRAM)
7.12 Cursor control circuit
$7.13 \quad$ Timing generator
7.14 LCD row and column drivers
7.15 Reset function

8 INSTRUCTIONS
8.1 Clear display
8.2 Return home
8.3 Entry mode set
8.3.1 I/D
8.3.2 S
8.4 Display control (and partial power-down mode)
8.4.1 D
8.4.2 C
8.4.3 B
8.5 Cursor or display shift
8.6 Function set
8.6.1 DL (parallel mode only)
8.6.2 M
8.6.3 H
8.7 Set CGRAM address
8.8 Set DDRAM address
8.9 Read busy flag and address counter
8.10 Write data to CGRAM or DDRAM
8.11 Read data from CGRAM or DDRAM
8.12 Extended function set instructions and features
8.12.1 New instructions
8.12.2 Icon control
8.12.3 IM
8.12.4 IB
8.12.5 Screen configuration
8.12.6 Display configuration
8.12.7 Reducing current consumption

9
9.1 Parallel interface
$9.2 \quad{ }^{2} \mathrm{C}$-bus interface
9.2.1 Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus
9.2.2 $\quad \mathrm{I}^{2} \mathrm{C}$-bus protocol
9.2.3 Definitions

LIMITING VALUES
HANDLING
DC CHARACTERISTICS
AC CHARACTERISTICS
TIMING CHARACTERISTICS

## APPLICATION INFORMATION

8 -bit operation, 1-line display using internal reset
4-bit operation, 1 -line display using internal reset
8-bit operation, 2-line display
$\mathrm{I}^{2} \mathrm{C}$-bus operation, 1 -line display
BONDING PAD LOCATIONS
DEFINITIONS
LIFE SUPPORT APPLICATIONS
PURCHASE OF PHILIPS I ${ }^{2} \mathrm{C}$ COMPONENTS

## 1 FEATURES

- Single-chip LCD controller/driver
- 2-line display of up to 12 characters + 120 icons, or 1 -line display of up to 24 characters +120 icons
- $5 \times 7$ character format plus cursor; $5 \times 8$ for kana (Japanese syllabary) and user defined symbols
- Icon mode: reduced current consumption while displaying icons only ${ }^{(1)}$
- Icon blink function
- On-chip:
- Generation of intermediate LCD bias voltages
- Oscillator requires no external components (external clock also possible)
- Display data RAM: 80 characters
- Character generator ROM: $240,5 \times 8$ characters
- Character generator RAM: $16,5 \times 8$ characters; 3 characters used to drive 120 icons, 6 characters used if icon blink feature is used in application
- 4 or 8-bit parallel bus and 2-wire $\mathrm{I}^{2} \mathrm{C}$-bus interface
- CMOS compatible
- 18 row, 60 column outputs
- Mux rates 1: 18 (for normal operation) and 1 : 2 (for icon-only mode)
- Uses common 11 code instruction set (extended)
- Logic supply voltage range, $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=1.8$ to 5.5 V ; chip may be driven with two battery cells
- Display supply voltage range, $\mathrm{V}_{\mathrm{LCD}}-\mathrm{V}_{\mathrm{SS}}=2.2$ to 6.5 V
- Very low current consumption (20 to $120 \mu \mathrm{~A}$ ):
- Icon mode: <25 $\mu \mathrm{A}$
- Power-down mode: <2.5 $\mu \mathrm{A}$.
(1) Icon mode is used to save current. When only icons are displayed, a much lower operating voltage $\mathrm{V}_{\mathrm{LCD}}$ can be used and the switching frequency of the LCD outputs is reduced. In most applications it is possible to use $\mathrm{V}_{\mathrm{DD}}$ as $\mathrm{V}_{\mathrm{LCD}}$.



## 2 APPLICATIONS

- Telecom equipment
- Portable instruments
- Point-of-sale terminals.


## 3 GENERAL DESCRIPTION

The PCF2103 family is a low power CMOS LCD controller and driver, designed to drive a dot matrix LCD display of 2 line by 12 or 1 line by 24 characters with $5 \times 8$ dot format. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages, resulting in a minimum of external components and lower system current consumption. The PCF2103 interfaces to most microcontrollers via a 4 or 8 -bit bus or via the 2 -wire $\mathrm{I}^{2} \mathrm{C}$-bus. The chip contains a character generator and displays alphanumeric and kana (Japanese) characters. The letter 'X' in PCF2103X characterizes the built-in character set. Various character sets can be manufactured on request.

## 4 ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| PCF2103EU/2/F2 | - | chip with bumps in tray | - |

## 5 BLOCK DIAGRAM



Fig. 1 Block diagram.

## 6 PINNING

| SYMBOL | DIE PAD | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | 1 | supply voltage |
| OSC | 2 | oscillator/external clock input |
| PD | 3 | power-down pad input |
| T1 | 4 | test pad (connected to $\mathrm{V}_{\text {SS }}$ ) |
| $\mathrm{V}_{\text {SS }}$ | 5 | ground |
| $\mathrm{V}_{\text {LCD }}$ | 6 | $\mathrm{V}_{\text {LCD }}$ input; note 1 |
| R9 to R16 | 7 to 14 | LCD row driver outputs 9 to 16 |
| R18 | 15 | LCD row driver output 18 |
| C60 to C1 | $\begin{gathered} \hline 16 \text { to } 23,26 \text { to } 50, \\ 53 \text { to } 77,80,81 \end{gathered}$ | LCD column driver outputs 60 to 1 |
| R8 to R1 | 82 to 89 | LCD row driver outputs 8 to 1 |
| R17 | 90 | LCD row driver output 17 |
| SCL | 91 | ${ }^{2} \mathrm{C}$-bus serial clock input |
| SDA | 92 | $1^{2} \mathrm{C}$-bus serial data input/output |
| E | 93 | data bus clock input |
| RS | 94 | register select input |
| R/V/ | 95 | read/write input |
| DB7 | 96 | bit of bi-directional data bus |
| DB6 | 97 | bit of bi-directional data bus |
| DB5 | 98 | bit of bi-directional data bus |
| DB4 | 99 | bit of bi-directional data bus |
| DB3/SA0 | 100 | bit of bi-directional data bus/l² ${ }^{2}$-bus address pin |
| DB2 | 101 | bit of bi-directional data bus |
| DB1 | 102 | bit of bi-directional data bus |
| DB0 | 103 | bit of bi-directional data bus |

## Note

1. This is the voltage used for the generation of LCD bias levels.

Table 1 Pin functions; note 1

| NAME | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| RS | register select | RS selects the register to be accessed for read and write; there is an internal pull-up on this pin <br> RS = 0 selects the instruction register for write and the busy flag and address counter for read <br> $R S=1$ selects the data register for both read and write |
| R/W | read/write | $R / \bar{W}$ selects either the read $(R / \bar{W}=1)$ or write $(R / \bar{W}=0)$ operation; there is an internal pull-up on this pin |
| E | data bus clock | pin E is set HIGH to signal the start of a read or write operation; data is clocked in or out of the chip on the negative edge of the clock |
| DB7 to DB0 | data bus | the bi-directional, 3-state data bus transfers data between the system controller and the PCF2103; DB7 may be used as the busy flag, signalling that internal operations are not yet completed; in 4-bit operations the 4 higher order lines DB7 to DB4 are used; DB3 to DB0 must be left open-circuit; there is an internal pull-up on each of the data lines |
| C1 to C60 | column driver outputs | these pins output the data for columns |
| R1 to R18 | row driver outputs | these pins output the row select waveforms to the display; R17 and R18 drive the icons |
| V LCD | LCD power supply | positive power supply for the liquid crystal display |
| OSC | oscillator | when the on-chip oscillator is used this pin must be connected to $\mathrm{V}_{\mathrm{DD}}$; an external clock signal, if used, is input at this pin |
| SCL | serial clock line | input for the $\mathrm{I}^{2} \mathrm{C}$-bus clock signal |
| SDA | serial data line | I/O for the $\mathrm{I}^{2} \mathrm{C}$-bus data line |
| SAO | address pin | the hardware sub-address line is used to program the device sub-address for two different PCF2103s on the same $I^{2} \mathrm{C}$-bus |
| T1 | test pad | must be connected to $\mathrm{V}_{\text {SS }}$; not user accessible |
| PD | power-down pad | PD selects chip power-down mode; for normal operation PD $=0$ |

## Note

1. When the $\mathrm{I}^{2} \mathrm{C}$-bus is used, the parallel interface pin E must be defined as $\mathrm{E}=0$. In $\mathrm{I}^{2} \mathrm{C}$-bus read mode DB7 to DB0 should be connected to $V_{D D}$ or left open-circuit.
a) When the parallel bus is used, pins SCL and SDA must be connected to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$; they may not be left unconnected.
b) If the 4-bit interface is used without reading out from the PCF2103 (i.e. $R / \bar{W}$ is set permanently to logic 0 ), the unused ports DB0 to DB3 can either be set to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ instead of leaving them open.

## 7 FUNCTIONAL DESCRIPTION

### 7.1 LCD bias voltage generator

The intermediate bias voltages for the LCD display are generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system current consumption. The optimum value of $V_{\text {LCD }}$ depends on the multiplex rate, the LCD threshold voltage $\left(\mathrm{V}_{\text {th }}\right)$ and the number of bias levels and is given by the relationships given in Tables 2 and 3. Using a 5-level bias scheme for 1 : 18 maximum rate allows $\mathrm{V}_{\mathrm{LCD}}<5 \mathrm{~V}$ for most LCD liquids.

Table 2 Optimum/maximum values for $\mathrm{V}_{\mathrm{OP}}$ (off pixels start darkening; $\mathrm{V}_{\text {off }}=\mathrm{V}_{\text {th }}$ )

| MUX RATE | NUMBER OF LEVELS | $\mathbf{V}_{\mathbf{o n}} / \mathbf{V}_{\mathbf{t h}}$ | $\mathbf{V}_{\mathbf{O P}} / \mathbf{V}_{\mathbf{t h}}$ | $\mathbf{V}_{\mathbf{O P}}$ (typical; for $\mathbf{V}_{\mathbf{t h}}=\mathbf{1 . 4} \mathbf{V}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| $1: 18$ | 5 | 1.272 | 3.7 | 5.2 V |
| $1: 2$ | 3 | 2.236 | 2.283 | 3.9 V |

Table 3 Minimum values for $\mathrm{V}_{\mathrm{OP}}$ (on pixels clearly visible; $\mathrm{V}_{\text {on }}>\mathrm{V}_{\text {th }}$ )

| MUX RATE | NUMBER OF LEVELS | $\mathbf{V}_{\mathbf{o n}} / \mathbf{V}_{\mathbf{t h}}$ | $\mathbf{V}_{\mathbf{O P}} / \mathbf{V}_{\mathbf{t h}}$ | $\mathbf{V}_{\mathbf{O P}}$ (typical; for $\mathbf{V}_{\mathbf{t h}}=\mathbf{1 . 4} \mathbf{V}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| $1: 18$ | 5 | 1.12 | 3.2 | 4.6 V |
| $1: 2$ | 3 | 1.2 | 1.5 | 2.1 V |

### 7.2 Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and pin OSC must be connected to $\mathrm{V}_{\mathrm{DD}}$.

### 7.3 External clock

If an external clock is to be used, it is input at the OSC pin. The resulting display frame frequency is given by
$f_{\text {frame }}=\frac{f_{\text {osc }}}{3072}$
Only in the power-down state is the clock allowed to be stopped (OSC connected to $\mathrm{V}_{\mathrm{SS}}$ ), otherwise the LCD is frozen in a DC state.

### 7.4 Power-on reset

The on-chip power-on reset block initializes the chip after power-on or power failure. This is a synchronous reset and requires 3 oscillator cycles to be executed. Afterwards, a clear display is initiated.

### 7.5 Power-down mode

The chip can be put into power-down mode where all static currents are switched off (no internal oscillator, no bias level generation, all LCD outputs are internally connected to $\mathrm{V}_{\mathrm{SS}}$ ) when $\mathrm{PD}=1$.

During power-down, the whole chip is being reset and will restart with a clear display after power-down. Therefore, the whole chip has to be initialized after a power-down as after an initial power-up.

### 7.6 Registers

The PCF2103 has two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register Select signal (RS) determines which register will be accessed. The instruction register stores instruction codes such as 'display clear' and 'cursor shift', and address information for the Display Data RAM (DDRAM) and Character Generator RAM (CGRAM). The instruction register can be written from but not read by the system controller. The data register temporarily stores data to be read from the DDRAM and CGRAM. When reading, data from the DDRAM or CGRAM corresponding to the address in the instruction register is written to the data register prior to being read by the 'read data' instruction.

### 7.7 Busy flag

The busy flag indicates the internal status of the PCF2103. Logic 1 indicates that the chip is busy and further instructions will not be accepted. The busy flag is output at pin DB7 when $R S=0$ and $R / \bar{W}=1$. Instructions should only be written after checking that the busy flag is logic 0 or waiting for the required number of cycles.

### 7.8 Address Counter (AC)

The address counter assigns addresses to the DDRAM and CGRAM for reading and writing and is set by the commands 'set CGRAM address' and 'set DDRAM address'. After a read/write operation the address counter is automatically incremented or decremented by 1. The address counter contents are output to the bus (DB6 to DB0) when $R S=0$ and $R / \bar{W}=1$.

### 7.9 Display Data RAM (DDRAM)

The DDRAM stores up to 80 characters of display data represented by 8 -bit character codes. RAM locations which are not used for storing display data can be used as general purpose RAM. The basic RAM-to-display addressing scheme is shown in Fig.2. With no display shift the characters represented by the codes in the first 24 RAM locations starting at address 00 in line 1 are displayed. Figures 3 and 4 show the display mapping for right and left shift respectively.

When data is written to or read from the DDRAM wrap-around occurs from the end of one line to the start of the next line. When the display is shifted each line wraps around within itself, independently of the others. Thus all lines are shifted and wrapped around together.
The address ranges and wrap-around operations for the various modes are shown in Table 4.

### 7.10 Character Generator ROM (CGROM)

The Character Generator ROM (CGROM) generates 240 character patterns in $5 \times 8$ dot format from 8-bit character codes. Figure 6 shows the character set that is currently implemented.

### 7.11 Character Generator RAM (CGRAM)

Up to 16 user defined characters may be stored in the CGRAM. Some CGRAM characters (see Fig.14) are also used to drive icons ( 6 if icons blink and both icon rows are used in application; 3 if no blink but both icon rows are used in application; 0 if no icons are driven by the icon rows). The CGROM and CGRAM use a common address space, of which the first column is reserved for the CGRAM (see Fig.6). Figure 7 shows the addressing principle for the CGRAM.

### 7.12 Cursor control circuit

The cursor control circuit generates the cursor (underline and/or cursor blink as shown in Fig.5) at the DDRAM address contained in the address counter. When the address counter contains the CGRAM address the cursor will be inhibited.

### 7.13 Timing generator

The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the data buses.

### 7.14 LCD row and column drivers

The PCF2103 contains 18 row and 60 column drivers, which connect the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. R17 and R18 drive the icon rows.

The bias voltages and the timing are selected automatically when the number of lines in the display is selected. Figures 8,9 and 10 show typical waveforms. Unused outputs should be left unconnected.

Table 4 Address space and wrap-around operation

| MODE | ADDRESS SPACE | READ/WRITE <br> WRAP-AROUND ${ }^{(1)}$ | DISPLAY SHIFT <br> WRAP-AROUND |
| :---: | :--- | :--- | :--- |
| $1 \times 24$ | 00 H to 4 FH | 4 FH to 00 H | 4 FH to 00 H |
| $2 \times 12$ | 00 H to $27 \mathrm{H} ; 40 \mathrm{H}$ to 67 H | 27 H to $40 \mathrm{H} ; 67 \mathrm{H}$ to 00 H | 27 H to $00 \mathrm{H} ; 67 \mathrm{H}$ to 40 H |

## Notes

1. Moves to next line.
2. Stays within line.


Fig. 2 DDRAM-to-display mapping: no shift.


Fig. 3 DDRAM-to-display mapping: right shift.


Fig. 4 DDRAM-to-display mapping: left shift.


Fig. 5 Cursor and blink display examples.

| lower 4 bits | $\begin{aligned} & \text { upper } \\ & 4 \text { bits } \end{aligned}$ | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xxxx | 0000 | 1 |  |  | ":" | ＂＂！ | : | ！！ |  |  |  |  |  |  |  | ":" | ！－＂．＂ |
| xxxx | 0001 | 2 |  |  |  |  |  |  |  | ": |  | : | －！ |  |  | －\＃\＃ | －＂F |
| xxxx | 0010 | 3 |  |  |  | － |  |  |  |  |  | E |  |  |  |  | " |
| xxxx | 0011 | 4 |  |  |  |  |  |  |  |  |  |  |  | ＂．＂． |  |  | －＂．＂．＂ |
| xxxx | 0100 | 5 |  |  |  |  |  | ：－ |  |  |  |  |  | ＂＂： |  | ＂－＂！ |  |
| xxxx | 0101 | 6 |  |  |  | － | ： | ":" |  |  |  | ： |  |  | ？ | ＂\＃\＃＂ | ！ |
| xxxx | 0110 | 7 |  |  |  |  |  |  |  |  | ？ |  | ＂：＂ | $\square$ |  |  | ＂： |
| xxxx | 0111 | 8 |  |  |  | " |  |  |  |  |  | " |  |  |  | －＂\＃ | ！： |
| xxxx | 1000 | 9 |  | ＂ |  |  | ＂＂：＂ | －п．＂ |  |  | \＃＂＂\＃ | - | ＂＂： |  |  |  | ＂．＂．＂ |
| xxxx | 1001 | 10 |  | ： | : | ： | ":"! | －\＃＂， | ＂：＂ |  |  |  | ":" | " |  |  | ＂．．．E |
| xxxx | 1010 | 11 | 曲： |  | 泪 | \|":" | ＂－п＂ | －＂： | ＂： | ？ | ＂ |  |  | ＂！ |  | －＂！ | －＂\＃＊ |
| xxxx | 1011 | 12 | 泪 |  |  |  |  |  |  |  |  | ":-" | \＃： |  |  |  | －＂＇ |
| xxxx | 1100 | 13 |  |  | ： |  |  |  | ．＂．＂ |  |  | ＂ |  | ！ |  | ＂！ | ＂：＂ |
| xxxx | 1101 | 14 | ．\＃\＃． |  |  |  | ＂\＃＂ |  | ．＂ |  |  | －＂－＂ | －＂．－＂ |  |  |  | ＂－＂ |
| xxxx | 1110 | 15 | ＂：\＃＂ |  |  | $:$ | ＂－7： |  | ＂． |  | \＃＂－＂．＂ | \＃ |  |  |  | －＂ | ＂： |
| xxxx | 1111 | 16 |  | 渃 |  |  |  |  |  |  |  | －＇ |  | ＂： |  | ＂＂．＂ | \＃\＃\＃ |

Fig． 6 Character set＇E＇in CGROM．




Fig. 9 Mux 1:2 LCD waveforms; icon mode.

$\mathrm{V}_{\mathrm{ON}(\mathrm{rms})}=0.745 \mathrm{~V}_{\mathrm{OP}}$.
$\mathrm{V}_{\mathrm{OFF}(\mathrm{mm})}=0.333 \mathrm{~V}_{\mathrm{OP}}$.
$D=\frac{V_{\text {ON }}}{V_{\text {OFF }}}=2.23$

Fig. 10 Mux 1:2 LCD waveforms; icon mode.

## LCD controllers/drivers

### 7.15 Reset function

The PCF2103 automatically initializes (resets) when power is turned on. The reset executes a 'clear display' instruction, requiring 165 oscillator cycles. After the reset the chip has the state shown in Table 5.

Table 5 State after reset

| STEP | INSTRUCTION |  | RESET STATE (BIT/REGISTER) |
| :---: | :--- | :--- | :--- | RESET STATE (DESCRIPTION) 9 (

## 8 INSTRUCTIONS

Only two PCF2103 registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the microcontroller. Before internal operation, control information is stored temporarily in these registers to allow interface to various types of microcontrollers which operate at different speeds or to allow interface to peripheral control ICs. The format for instructions when $\mathrm{I}^{2} \mathrm{C}$-bus control is used is shown in Table 6. The PCF2103 operation is controlled by the instructions given in Table 7 together with their execution time. Details are explained in subsequent sections.

Instructions are of 4 types, those that:

1. Designate PCF2103 functions such as display format, data length, etc.
2. Set internal RAM addresses
3. Perform data transfer with internal RAM
4. Others.

In normal use, instructions that perform data transfer with internal RAM are used most frequently. However, automatic incrementing by 1 (or decrementing by 1 ) of internal RAM addresses after each data write lessens the microcontroller program load. The display shift in particular can be performed concurrently with display data write, enabling the designer to develop systems in minimum time with maximum programming efficiency.

During internal operation, no instruction other than the 'read busy flag and address counter' instruction will be executed. Because the busy flag is set to logic 1 while an instruction is being executed, the user should verify that the busy flag is at logic 0 before sending the next instruction or wait for the maximum instruction execution time, as given in Table 7. An instruction sent while the busy flag is logic 1 will not be executed.

Table 6 Instruction set for $\mathrm{I}^{2} \mathrm{C}$-bus commands

| CONTROL BYTE |  |  |  |  |  | COMMAND BYTE |  |  |  |  | ${ }^{2}$ C-BUS COMMANDS |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Co | RS | 0 | 0 | 0 | 0 | 0 | 0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | note 1 C

## Note

1. $R / \bar{W}$ is set together with the slave address.

| INSTRUCTION | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DESCRIPTION | REQUIRED CLOCK CYCLES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{H}=0$ or 1 |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no operation | 3 |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | 0 | M | 0 | H | sets interface Data Length (DL) and number of display lines (M); extended instruction set control (H) | 3 |
| Read busy flag and address counter | 0 | 1 | BF | AC |  |  |  |  |  |  | reads the Busy Flag (BF) indicating internal operating is being performed and reads address counter contents | 0 |
| Read data | 1 | 1 | read data |  |  |  |  |  |  |  | reads data from CGRAM or DDRAM | 3 |
| Write data | 1 | 0 | write data |  |  |  |  |  |  |  | writes data from CGRAM or DDRAM | 3 |
| $\mathrm{H}=0$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | clears entire display and sets DDRAM address 0 in address counter | 165 |
| Return home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | sets DDRAM address 0 in address counter; also returns shifted display to original position; DDRAM contents remain unchanged | 3 |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | sets cursor move direction and specifies shift of display; these operations are performed during data write and read | 3 |
| Display control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | sets entire display on/off (D), cursor on/off (C) and blink of cursor position character (B); D = 0 (display off) puts chip into power-down mode | 3 |
| Cursor/display shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | 0 | 0 | moves cursor and shifts display without changing DDRAM contents | 3 |
| Set CGRAM address | 0 | 0 | 0 | 1 | $A_{C G}$ |  |  |  |  |  | sets CGRAM address; bit 6 is to be set by the command 'set DDRAM address'; look at the description of the commands | 3 |
| Set DDRAM address | 0 | 0 | 1 | $A_{D D}$ |  |  |  |  |  |  | sets DDRAM address | 3 |


| INSTRUCTION | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DESCRIPTION | $\begin{aligned} & \text { REQUIRED } \\ & \text { CLOCK } \\ & \text { CYCLES } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{H}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | do not use | - |
| Screen configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | L | set screen configuration | 3 |
| Display configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | P | Q | set display configuration | 3 |
| Icon control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | IM | IB | 0 | set icon mode (IM), icon blink (IB) | 3 |
| Reserved | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | do not use | - |
| Reserved | 0 | 0 | 0 | 1 | X | X | X | X | X | X | do not use | - |
| Reserved | 0 | 0 | 1 | X | X | X | X | X | X | X | do not use | - |

Note

1. $X=$ don't care.

Table 8 Specification of mnemonics used in Table 7

| BIT | LOGIC 0 |  |
| :--- | :--- | :--- |
| I/D | decrement | increment |
| S | display freeze | display shift |
| D | display off | display on |
| C | cursor off | cursor on |
| B | cursor character blink off: character at cursor <br> position does not blink | cursor character blink on: character at cursor <br> position blinks |
| S/C | cursor move | display shift |
| R/L | left shift | right shift |
| DL | 4 bits | 8 bits |
| H | use basic instruction set | use extended instruction set |
| L (ignored, <br> if $\mathrm{M}=1)$ | left/right screen: standard connection <br> (as in PCF2114); <br> 1st 12 characters of 24: columns are from 1 to 60; <br> 2nd 12 characters of 24: columns are from 1 to 60 | left/right screen: mirrored connection <br> (as in PCF2116); <br> 1st 12 characters of 24: columns are from 1 to 60; <br> 2nd 12 characters of 24: columns are from 60 to 1 |
| P | column data: left to right (as in PCF2116); <br> column data is displayed from 1 to 60 | column data: right to left; <br> column data is displayed from 60 to 1 |
| Q | row data: top to bottom (as in PCF2116); <br> row data is displayed from 1 to 16 and icon row <br> data is in 17 and 18 | row data: bottom to top; <br> row data is displayed from 16 to 1 and icon <br> row data is in 18 and 17 |
| IM | character mode; full display | icon mode; only icons displayed |
| IB | icon blink disabled | icon blink enabled |
| M | 1-line by 24 display | 2-line by 12 display |
| C | last control byte; see Table 6 | another control byte follows after data/command |





### 8.1 Clear display

'Clear display' writes character code 20H into all DDRAM addresses (the character pattern for character code 20H must be a blank pattern), sets the DDRAM address counter to logic 0 and returns display to its original position if it was shifted. Thus, the display disappears and the cursor or blink position goes to the left edge of the display. Sets entry mode I/D = 1 (increment mode). S of entry mode does not change.

The instruction 'clear display' requires extra execution time. This may be allowed by checking the Busy Flag (BF) or by waiting until the 165 clock cycles have elapsed. The latter must be applied where no read-back options are foreseen, as in some Chip-On-Glass (COG) applications.

### 8.2 Return home

'Return home' sets the DDRAM address counter to logic 0 and returns display to its original position if it was shifted. DDRAM contents do not change. The cursor or blink position goes to the left of the first display line. I/D and S of entry mode do not change.

### 8.3 Entry mode set

### 8.3.1 I/D

When I/D = $1(0)$ the DDRAM or CGRAM address increments (decrements) by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the right when incremented and to the left when decremented. The cursor underline and cursor character blink are inhibited when the CGRAM is accessed.

### 8.3.2 S

When $S=1$, the entire display shifts either to the right $(I / D=0)$ or to the left (I/D = 1) during a DDRAM write. Thus it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing into or reading out of the CGRAM. When $\mathrm{S}=0$ the display does not shift.

### 8.4 Display control (and partial power-down mode)

### 8.4.1 D

The display is on when $\mathrm{D}=1$ and off when $\mathrm{D}=0$. Display data in the DDRAM are not affected and can be displayed immediately by setting $D$ to logic 1 .
When the display is off $(D=0)$ the chip is in partial power-down mode:

- The LCD outputs are connected to $\mathrm{V}_{\mathrm{SS}}$
- Bias generator is turned off.

3 oscillator cycles are required after sending the 'display off' instruction to ensure all outputs are at $\mathrm{V}_{\mathrm{SS}}$, afterwards OSC can be stopped. If the oscillator is running during partial power-down mode ('display off') the chip can still execute instructions. Even lower current consumption is obtained by inhibiting the oscillator ( $\mathrm{OSC}=\mathrm{V}_{\mathrm{SS}}$ ).

To ensure $\mathrm{I}_{\mathrm{DD}}<2 \mu \mathrm{~A}$ the parallel bus pins DB7 to DB0 should be connected to $V_{D D}$; RS and $R / \bar{W}$ to $V_{D D}$ or left open-circuit and PD to $\mathrm{V}_{\mathrm{DD}}$. Recovery from power-down mode: put PD back to logic 0 , if necessary put OSC back to $V_{D D}$ and send a 'display control' instruction with $D=1$ to enable the display again.

### 8.4.2 C

The cursor is displayed when $\mathrm{C}=1$ and inhibited when $C=0$. Even if the cursor disappears, the display functions I/D, etc. remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Fig.5).

### 8.4.3 B

The character indicated by the cursor blinks when $B=1$. The cursor character blink is displayed by switching between display characters and all dots on with a period of approximately 1 s , with $\mathrm{f}_{\text {BLINK }}=\frac{\mathrm{f}_{\text {osc }}}{52224}$
The cursor underline and the cursor character blink can be set to display simultaneously.

### 8.5 Cursor or display shift

'Cursor/display shift' moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. In 2-line displays, the cursor moves to the next line when it passes the last position (40) of the line. When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line.

The Address Counter (AC) content does not change if the only action performed is shift display, but increments or decrements with the 'cursor shift'.

### 8.6 Function set

### 8.6.1 DL (PARALLEL MODE ONLY)

Sets interface data width. Data is sent or received in bytes (DB7 to DB0) when DL = 1 or in two nibbles (DB7 to DB4) when $D L=0$. When 4-bit width is selected, data is transmitted in two cycles using the parallel bus. In a 4-bit application DB3 to DB0 should be left open-circuit (internal pull-ups). Hence in the first 'function set' instruction after power-on N and H are set to logic 1. A second
'function set' must then be sent (2 nibbles) to set N and H to their required values.
'Function set' from the $\mathrm{I}^{2} \mathrm{C}$-bus interface sets the DL bit to logic 1.

### 8.6.2 M

Chooses either 1 -line by 24 display ( $\mathrm{M}=0$ ) or 2 -line by 12 display ( $M=1$ ).

### 8.6.3 H

When $\mathrm{H}=0$ the chip can be programmed via the standard 11 instruction codes used in the PCF2116 and other LCD controllers.

When $\mathrm{H}=1$ the extended range of instructions will be used. These are mainly for controlling the display configuration and the icons.

### 8.7 Set CGRAM address

'Set CGRAM address' sets bits 5 to 0 of the CGRAM address $\mathrm{A}_{\mathrm{CG}}$ into the address counter (binary A[5] to A[0]). Data can then be written to or read from the CGRAM.

Attention: the CGRAM address uses the same address register as the DDRAM address and consists of 7 bits (binary A[6] to A[0]). With the 'set CGRAM address' command, only bits 5 down to 0 are set. Bit 6 can be set using the 'set DDRAM address' command first, or by using the auto-increment feature during CGRAM write. All bits 6 to 0 can be read using the 'read busy flag and address counter' command.
When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set (e.g. by an earlier DDRAM write or read action).

### 8.8 Set DDRAM address

'Set DDRAM address' sets the DDRAM address ADD into the address counter (binary A[6] to $A[0]$ ). Data can then be written to or read from the DDRAM.

### 8.9 Read busy flag and address counter

'Read busy flag and address counter' reads the Busy Flag (BF) and Address Counter (AC). $\mathrm{BF}=1$ indicates that an internal operation is in progress. The next instruction will not be executed until BF $=0$, so BF should be checked before sending another instruction.

At the same time, the value of the address counter expressed in binary $A[6]$ to $A[0]$ is read out. The address counter is used by both CGRAM and DDRAM, and its value is determined by the previous instruction.

### 8.10 Write data to CGRAM or DDRAM

'Write data' writes binary 8-bit data $\mathrm{D}[7]$ to $\mathrm{D}[0]$ to the CGRAM or the DDRAM.
Whether the CGRAM or DDRAM is to be written into is determined by the previous 'set CGRAM address' or 'set DDRAM address' command. After writing, the address automatically increments or decrements by 1, in accordance with the entry mode. Only bits $D[4]$ to $D[0]$ of CGRAM data are valid, bits $D[7]$ to $D[5]$ are 'don't care'.

### 8.11 Read data from CGRAM or DDRAM

'Read data' reads binary 8-bit data $D[7]$ to $D[0]$ from the CGRAM or DDRAM.

The most recent 'set address' command determines whether the CGRAM or DDRAM is to be read.

The 'read data' instruction gates the content of the Data Register (DR) to the bus while pin E is HIGH. After pin E goes LOW again, internal operation increments (or decrements) the AC and stores RAM data corresponding to the new $A C$ into the DR.

It should be noted that there are only three instructions that update the Data Register (DR). These are:

- 'set CGRAM address'
- 'set DDRAM address'
- 'read data' from CGRAM or DDRAM.

Other instructions (e.g. 'write data', 'cursor/display shift', 'clear display', 'return home') do not modify the data register content.

### 8.12 Extended function set instructions and features

### 8.12.1 NeW instructions

$H=1$ sets the chip into alternate instruction set mode.

### 8.12.2 ICON CONTROL

The PCF2103 can drive up to 120 icons. See Fig. 14 for CGRAM to icon mapping.

### 8.12.3 IM

When $\mathrm{IM}=0$ the chip is in character mode. In character mode characters and icons are driven (mux $1: 18$ ).

When $\mathrm{IM}=1$ the chip is in icon mode. In icon mode only the icons are driven (mux $1: 2$ ).

### 8.12.4 IB

Icon blink control is independent of the cursor/character blink function.

When IB $=0$ icon blink is disabled. Icon data is stored in CGRAM character 0 to $2(3 \times 8 \times 5=120$ bits for 120 icons).

When IB = 1 icon blink is enabled. In this case each icon is controlled by two bits. Blink consists of two half phases (corresponding to the cursor on and off phases called even and odd phases hereafter).

Icon states for the even phase are stored in CGRAM characters 0 to 2 ( $3 \times 8 \times 5=120$ bits for 120 icons). These bits also define the icon state when the icon blink is not used.

Icon states for the odd phase are stored in CGRAM character 4 to 6 (another 120 bits for the 120 icons). When icon blink is disabled CGRAM characters 4 to 6 may be used as normal CGRAM characters.

Table 9 Blink effect for icons and cursor character blink

| PARAMETER | EVEN PHASE |  |
| :--- | :--- | :--- |
| Cursor underline | on | off |
| Cursor character blink | block (all on) | normal (display character) |
| Icons | state 1: CGRAM characters 0 to 2 | state 2: CGRAM characters 4 to 6 |




CGRAM data bit = logic 1 turns the icon on, data bit = logic 0 turns the icon off.
Data in character codes 0 to 2 define the icon states when icon blink is disabled or during the even phase when icon blink is enabled.
Data in character codes 4 to 6 define the icon state during the odd phase when icon blink is enabled (not used for icons when icon blink is disabled).
Fig. 14 CGRAM-to-icon mapping.

### 8.12.5 Screen configuration

The default value for $L$ is logic 0 . In the event of $L=0$ the two halves of a split screen are connected in a standard way i.e. column $1 / 61,2 / 62$ to $60 / 120$. In the event of $L=1$ the two halves of a split screen are connected in a mirrored way i.e. column $1 / 120,2 / 119$ to 60/61. This allows single layer PCB or glass layout.

### 8.12.6 DISPLAY CONFIGURATION

The default value for $P$ and $Q$ is logic 0 . $P=1$ mirrors the column data whereas $Q=1$ mirrors the row data.

### 8.12.7 REDUCING CURRENT CONSUMPTION

Reducing current consumption can be achieved by one of the options mentioned in Table 10.

Table 10 Reducing current consumption

| ORIGINAL MODE | ALTERNATIVE MODE |
| :--- | :--- |
| Character mode | icon mode (control bit IM) |
| Display on | display off (control bit D) |

## 9 INTERFACE TO MICROCONTROLLER

### 9.1 Parallel interface

The PCF2103 can send data in either two 4-bit operations or one 8 -bit operation and can thus interface to 4 -bit or 8-bit microcontrollers.

In 8-bit mode data is transferred as 8-bit bytes using the 8 data lines DB7 to DB0. Three further control lines E, RS and $R / \bar{W}$ are required; see Table 1.

In 4-bit mode data is transferred in two cycles of 4 bits each using pins DB7 to DB4 for transaction. The higher order bits (corresponding to DB7 to DB4 in 8-bit mode) are sent in the first cycle and the lower order bits (DB3 to DB0 in 8 -bit mode) in the second. Data transfer is complete after two 4-bit data transfers. Note that two cycles are also required for the busy flag check. 4-bit operation is selected by instruction. See Figs 11 to 14 for examples of bus protocol.

In 4-bit mode pins DB3 to DB0 must be left open-circuit. They are pulled up to $V_{D D}$ internally.

## $9.2 \quad \mathrm{I}^{2} \mathrm{C}$-bus interface

### 9.2.1 Characteristics of the ${ }^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a Serial Clock Line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH-level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

### 9.2.2 $\quad \mathrm{I}^{2} \mathrm{C}$-BUS PROTOCOL

Before any data is transmitted on the $I^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The $\mathrm{I}^{2} \mathrm{C}$-bus configuration for the different PCF2103 read and write cycles is shown in Figs 20 to 21. The slow down feature of the $\mathrm{I}^{2} \mathrm{C}$-bus protocol (receiver holds SCL low during internal operations) is not used in the PCF2103.

### 9.2.3 DEFINITIONS

- Transmitter: the device which sends the data to the bus
- Receiver: the device which receives the data from the bus
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-master: more than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronization: procedure to synchronize the clock signals of two or more devices.


Fig. 15 System configuration.

SDA

SCL


Fig. 16 Bit transfer.


Fig. 17 Definition of START and STOP conditions.


Fig. 18 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.


Fig. 19 Master transmits to slave receiver; write mode.

(1) Last data byte is a dummy byte (may be omitted).
Fig. 20 Master reads after setting word address; write word address, set RS; 'read data'.


Fig. 21 Master reads slave immediately after first byte; read mode (RS previously defined).


Fig. $22 \mathrm{I}^{2} \mathrm{C}$-bus timing diagram.

## 10 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage | -0.5 | +6.5 | V |
| $\mathrm{~V}_{\mathrm{LCD}}$ | LCD supply voltage | -0.5 | +7.5 | V |
| $\mathrm{~V}_{\mathrm{I}(1)}$ | input voltage on pins OSC, RS, R/ $\overline{\mathrm{W}}, \mathrm{E}$ and DB7 to DB0 | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{I}(2)}$ | input voltage on pins SCL and SDA | -0.5 | +6.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | output voltage on pins R1 to R18, C1 to C60 and $\mathrm{V}_{\mathrm{LCD}}$ | -0.5 | $\mathrm{~V}_{\mathrm{LCD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC input current | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{SS}}$ and $\mathrm{I}_{\mathrm{LCD}}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{LCD}}$ current | -50 | +50 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 400 | mW |
| $\mathrm{P} /$ out | power dissipation per output | - | 100 | mW |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## 11 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## 12 DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V ; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=2.2$ to $6.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 1.8 | - | 5.5 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD supply voltage |  | 2.2 | - | 6.5 | V |
| $\mathrm{I}_{\text {SS }}$ | supply current | note 1 | - | 60 | 120 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=5 \mathrm{~V} ;$ <br> notes 1 and 2 | - | 45 | 80 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { icon mode; } \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \text {; } \\ & \mathrm{V}_{\mathrm{LCD}}=2.5 \mathrm{~V} ; \\ & \text { notes } 1 \text { and } 2 \end{aligned}$ | - | 25 | 45 | $\mu \mathrm{A}$ |
|  |  | power-down mode; <br> $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=2.5 \mathrm{~V}$; <br> DB7 to DB0, <br> $R S$ and $R / \bar{W}=1$; <br> OSC = 0; PD = 1; note 1 | - | 2 | 6 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage | note 3 | - | 1.3 | 1.6 | V |
| Logic |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage on pins T1, E, RS, R/ $\bar{W}$, DB7 to DB0 and SA0 |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage on pins T1, E, RS, R/ $\bar{W}$, <br> DB7 to DB0 and SA0 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IL(PD) }}$ | LOW-level input voltage on pin PD |  | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH} \text { (PD) }}$ | HIGH-level input voltage on pin PD |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {ILI(OSC) }}$ | LOW-level input voltage on pin OSC |  | 0 | - | $\mathrm{V}_{\mathrm{DD}}-1.5$ | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{OSC})}$ | HIGH-input voltage on pin OSC |  | $\mathrm{V}_{\mathrm{DD}}-0.1$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {OL(DB) }}$ | LOW-level output current on pins DB7 to DB0 | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1.6 | 4 | - | mA |
| $\mathrm{I}_{\mathrm{OH}(\mathrm{DB})}$ | HIGH-level output current on pins DB7 to DB0 | $\mathrm{V}_{\mathrm{OH}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -1 | -8 | - | mA |
| $\mathrm{I}_{\mathrm{pu}}$ | pull-up current on pins DB7 to DB0 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | 0.04 | 0.12 | 1 | $\mu \mathrm{A}$ |
| IL | leakage current on pins OSC, E, RS, R/W, DB7 to DB0 and SA0 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +1 | $\mu \mathrm{A}$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$-bus |  |  |  |  |  |  |
| SDA AND SCL |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{L}}$ | input leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | input capacitance | note 4 | - | - | 10 | pF |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW-level output current pin SDA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 3 | - | - | mA |
| LCD outputs |  |  |  |  |  |  |
| $\mathrm{R}_{\text {o(ROW) }}$ | row output resistance on pins R1 to R18 | note 5 | - | 10 | 30 | k $\Omega$ |
| $\mathrm{R}_{\text {(COL) }}$ | column output resistance on pins C1 to C60 | note 5 | - | 15 | 40 | k $\Omega$ |
| $\mathrm{V}_{\text {bias(tol) }}$ | bias tolerance on pins R1 to R18 and C1 to C60 | note 6 | - | 20 | 130 | mV |

## Notes

1. LCD outputs are open-circuit; inputs at $V_{D D}$ or $V_{S S}$; bus inactive.
2. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{osc}}=200 \mathrm{kHz}$.
3. Resets all logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{POR}} ; 3$ oscillator clock cycles required.
4. Tested on sample basis.
5. Resistance of output terminals (R1 to R18 and C1 to C 60 ) with a load current of $20 \mu \mathrm{~A}$; outputs measured one at a time.
6. LCD outputs open-circuit.

## 13 AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V ; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=2.2-6.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\text {fr(LCD) }}$ | LCD frame frequency (internal clock) | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 45 | 81 | 147 | Hz |
| $\mathrm{f}_{\text {osc }}$ | oscillator frequency (not available at any pin) |  | 140 | 250 | 450 | kHz |
| $\mathrm{f}_{\text {osc(ext) }}$ | external clock frequency |  | 140 | - | 450 | kHz |
| toscst | oscillator start-up time after PD going from <br> logic 1 to logic 0 |  | - | 200 | 300 | $\mu \mathrm{~s}$ |

Bus timing characteristics: parallel interface; note 1
Write operation (writing data from microcontroller to PCF2103); see Fig. 23

| $\mathrm{T}_{\text {en(cy })}$ | enable cycle time |  | 500 | - | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{W}(\mathrm{en})}$ | enable pulse width |  | 220 | - | - | ns |
| $\mathrm{t}_{\text {su(A) }}$ | address set-up time |  | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{A})}$ | address hold time |  | 25 | - | - | ns |
| $\mathrm{t}_{\mathrm{su}(\mathrm{D})}$ | data set-up time |  | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{D})}$ | data hold time |  | 25 | - | - | ns |

Read operation (reading data from PCF2103 to microcontroller); see Fig. 24

| $\mathrm{T}_{\text {en(cy })}$ | enable cycle time |  | 500 | - | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{W}(\mathrm{en})}$ | enable pulse width |  | 220 | - | - | ns |
| $\mathrm{t}_{\text {su( })}$ | address set-up time |  | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{A})}$ | address hold time |  | 25 | - | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{D})}$ | data delay time |  | - | - | 150 | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{D})}$ | data hold time | 20 | - | 100 | ns |  |

Timing characteristics: $\mathbf{I}^{2} \mathbf{C}$-bus interface; note 1

| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | - | - | 400 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tLow | SCL clock LOW period | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL clock HIGH period | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ DAT | data set-up time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ | data hold time | 0 | - | - | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | SCL and SDA rise time | - | - | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time | - | - | 300 | ns |
| $\mathrm{C}_{\mathrm{B}}$ | capacitive bus line load | - | - | 400 | pF |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for a repeated START condition | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD} ; \text { STA }}$ | START condition hold time | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su; }}$ STO | set-up time for STOP condition | 0.6 | - | - | $\mu \mathrm{s}$ |
| tsw | tolerable spike width on bus | - | - | 50 | ns |

## Note

1. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ with an input voltage swing of $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.

## 14 TIMING CHARACTERISTICS



Fig. 23 Parallel bus write operation sequence; writing data from microcontroller to PCF2103.


## 15 APPLICATION INFORMATION



Fig. 25 Direct connection to 8-bit microcontroller; 8-bit bus.


Fig. 26 Direct connection to 8-bit microcontroller; 4-bit bus.


Fig. 27 Application example using parallel interface.


Fig. 28 Application using $\mathrm{I}^{2} \mathrm{C}$-bus interface.

## LCD controllers/drivers

### 15.1 4-bit operation, 1-line display using internal reset

The program must set functions prior to 4-bit operation; Table 11 shows an example. When power is turned on, 8 -bit operation is automatically selected and the PCF2103 attempts to perform the first write as an 8-bit operation. Since nothing is connected to DB0 to DB3, a rewrite is then required. However, since one operation is completed in two accesses of 4-bit operation, a rewrite is required to set the functions (see Table 11 step 3). Thus, DB4 to DB7 of the 'function set' are written twice.

### 15.2 8-bit operation, 1-line display using internal reset

Table 12 shows an example of a 1 -line display in 8-bit operation. The PCF2103 functions must be set by the 'function set' instruction prior to display. Since the DDRAM can store data for 80 characters, the RAM can be used for advertising displays when combined with display shift operation.

Since the display shift operation changes display position only and DDRAM contents remain unchanged, display data entered first can be displayed when the 'return home' operation is performed.

### 15.3 8-bit operation, 2-line display

For a 2-line display, the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be set after the eighth character is completed (see Table 6). It should be noted that both lines of the display are always shifted together; data does not shift from one line to the other.

## 15.4 $\quad \mathrm{I}^{2} \mathrm{C}$-bus operation, 1-line display

A control byte is required with most commands (see Table 15).

Table 11 4-bit operation, 1-line display example; using internal reset

| STEP | INSTRUCTION | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: |
| 1 | power supply on (PCF2103 is initialized by the internal reset circuit) |  | initialized; no display appears |
| 2 | function set      <br> RS R $\bar{W}$ DB7 DB6 DB5 DB4 <br> 0 0 0 0 1 0 |  | sets to 4-bit operation; in this instance operation is handled as 8 -bit by initialization and only this instruction completes with one write |
| 3 | function set      <br> 0 0 0 0 1 0 <br> 0 0 0 0 0 0 |  | sets to 4-bit operation, selects 1-line display and $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{0} ; 4$-bit operation starts from this point and resetting is needed |
| 4 | display on/off control        <br> 0 0 0 0 0 0   <br> 0 0 1 1 1 0   | - | turns on display and cursor; entire display is blank after initialization |
| 5 | entry mode set      <br> 0 0 0 0 0 0 <br> 0 0 0 1 1 0 | - | sets mode to increment the address by 1 and to shift the cursor to the right at the time of write to the DD/CGRAM; display is not shifted |
| 6 | 'write data' to CGRAM/DDRAM $\begin{array}{llllll} 1 & 0 & 0 & 1 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 \end{array}$ | P_ | writes ' $P$ '; the DDRAM has already been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right |



|  | STEP | INSTRUCTION |  |  |  |  |  |  |  |  |  |  | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 17 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 0 | 0 | 1 | 0 | 0 |  | 1 | 1 | 1 | 1 | MICROKO_ | writes 'O' |
|  | 18 | cursor/display shift |  |  |  |  |  |  |  |  |  | 0 | MICROKO | shifts only the cursor position to the left |
|  | 19 | cursor/display shift |  |  |  |  |  |  |  |  |  |  | MICROKO | shifts only the cursor position to the left |
|  | 20 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  | 1 | ICROKO | writes ' C ' correction; the display moves to the left |
|  | 21 | cursor/display shift |  |  |  |  |  |  |  |  |  | 0 | MICROKO | shifts the display and cursor to the right |
|  | 22 | cursor/display shift |  |  |  |  |  |  |  |  |  |  | MICROCO_ | shifts only the cursor to the right |
|  | 23 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  | 1 | ICROCOM | writes 'M' |
| $\pm$ | 24 |  |  |  |  |  |  |  |  |  |  |  | \| | | |  |
|  | 25 |  | hom |  |  |  |  |  |  | 0 | 1 | 0 | PHILIPS M | returns both display and cursor to the original position (address 0) |



$\omega$


|  | STEP | INSTRUCTION |  |  |  |  |  |  |  |  |  |  |  | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 20 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  | 1 | 1 |  | 1 | 1 | $\begin{array}{\|l} \hline \text { PHILIPS } \\ \hline \text { MICROCO_ } \end{array}$ | writes 'O' |
|  | 21 | 'writ | ata' | CG 0 | M 0 | R 0 | 0 |  | 0 | 1 |  | 1 | 1 | PHILIPS <br> MICROCO | sets mode for display shift at the time of write |
|  | 22 | 'write data' to CGRAM/DDRAM |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { HILIPS } \\ \hline \text { ICROCOM_ } \\ \hline \end{array}$ | writes ' M '; display is shifted to the left; the first and second lines shift together |
|  | 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 24 | return home |  |  |  |  |  |  |  |  |  |  |  | PHILIPS <br> MICROCOM | returns both display and cursor to the original position (address 0) |
|  |  |  | 0 |  | 0 | 0 |  |  | 0 |  |  | 1 | 0 | Microcom |  |

PCF2103 family



| $\begin{aligned} & \stackrel{\rightharpoonup}{\circ} \\ & \infty \\ & \vdots \\ & \mathbf{0} \\ & \vdots \\ & \pm \end{aligned}$ | STEP | INSTRUCTION | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
|  | 23 | 'read data': $8 \times$ SCL + master acknowledge; note 2 | PHILIPS | $8 \times$ SCL; content loaded into interface during previous acknowledge cycle is shifted out over SDA; MSB is DB7; during master acknowledge content of DDRAM address 01 is loaded into the $\mathrm{I}^{2} \mathrm{C}$-bus interface |
|  | 24 | 'read data': $8 \times$ SCL + master acknowledge; note 2 | PHILIPS | $8 \times \mathrm{SCL}$; code of letter ' H ' is read first; during master acknowledge code of ' l ' is loaded into the $\mathrm{I}^{2} \mathrm{C}$-bus interface |
|  | 25 | 'read data': $8 \times \mathrm{SCL}+$ no master acknowledge; note 2         <br> DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack <br> 0 1 0 0 1 0 0 1 1 | PHILIPS | no master acknowledge; after the content of the $\mathrm{I}^{2} \mathrm{C}$-bus interface register is shifted out no internal action is performed; no new data is loaded to the interface register, Data Register (DR) is not updated, Address Counter (AC) is not incremented and cursor is not shifted |
|  | 26 | $1^{2} \mathrm{C}$-bus stop | PHILIPS |  |

## Notes

$\stackrel{\infty}{\infty}$

1. $X=$ don't care.
2. SDA is left at high-impedance by the microcontroller during the read acknowledge.


## Note

1. $X=$ don't care.


## 16 BONDING PAD LOCATIONS



Fig. 29 Bonding pad locations.

## LCD controllers/drivers

Table 18 Bonding pad locations (dimensions in $\mu \mathrm{m}$ ). All $x / y$ coordinates are referenced to centre of chip (see Fig.29)

| SYMBOL | PAD | X | Y |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ (dummy) | 105 | -1228 | -1414 |
| $V_{\text {DD }}$ | 1 | -1048 | -1414 |
| OSC | 2 | -958 | -1414 |
| PD | 3 | -868 | -1414 |
| T1 | 4 | -778 | -1414 |
| $\mathrm{V}_{\text {SS }}$ | 5 | -688 | -1414 |
| $\mathrm{V}_{\text {LCD }}$ | 6 | -516 | -1414 |
| R9 | 7 | -349 | -1414 |
| R10 | 8 | -259 | -1414 |
| R11 | 9 | -169 | -1414 |
| R12 | 10 | -79 | -1414 |
| R13 | 11 | 11 | -1414 |
| R14 | 12 | 101 | -1414 |
| R15 | 13 | 191 | -1414 |
| R16 | 14 | 281 | -1414 |
| R18 | 15 | 371 | -1414 |
| C60 | 16 | 461 | -1414 |
| C59 | 17 | 551 | -1414 |
| C58 | 18 | 641 | -1414 |
| C57 | 19 | 731 | -1414 |
| C56 | 20 | 821 | -1414 |
| C55 | 21 | 911 | -1414 |
| C54 | 22 | 1001 | -1414 |
| C53 | 23 | 1091 | -1414 |
| C53 (dummy) | 24 | 1181 | -1414 |
| C52 (dummy) | 25 | 1344 | -1254 |
| C52 | 26 | 1344 | -1164 |
| C51 | 27 | 1344 | -1074 |
| C50 | 28 | 1344 | -948 |
| C49 | 29 | 1344 | -812 |
| C48 | 30 | 1344 | -722 |
| C47 | 31 | 1344 | -632 |
| C46 | 32 | 1344 | -542 |
| C45 | 33 | 1344 | -452 |
| C44 | 34 | 1344 | -362 |
| C43 | 35 | 1344 | -272 |
| C42 | 36 | 1344 | -182 |
| C41 | 37 | 1344 | -92 |


| SYMBOL | PAD | X | Y |
| :---: | :---: | :---: | :---: |
| C40 | 38 | 1344 | -2 |
| C39 | 39 | 1344 | 88 |
| C38 | 40 | 1344 | 178 |
| C37 | 41 | 1344 | 268 |
| C36 | 42 | 1344 | 358 |
| C35 | 43 | 1344 | 448 |
| C34 | 44 | 1344 | 538 |
| C33 | 45 | 1344 | 628 |
| C32 | 46 | 1344 | 718 |
| C31 | 47 | 1344 | 808 |
| C30 | 48 | 1344 | 898 |
| C29 | 49 | 1344 | 1070 |
| C28 | 50 | 1344 | 1160 |
| C28 (dummy) | 51 | 1344 | 1250 |
| C27 (dummy) | 52 | 1262 | 1414 |
| C27 | 53 | 1172 | 1414 |
| C26 | 54 | 1082 | 1414 |
| C25 | 55 | 992 | 1414 |
| C24 | 56 | 902 | 1414 |
| C23 | 57 | 805 | 1414 |
| C22 | 58 | 715 | 1414 |
| C21 | 59 | 625 | 1414 |
| C20 | 60 | 535 | 1414 |
| C19 | 61 | 445 | 1414 |
| C18 | 62 | 355 | 1414 |
| C17 | 63 | 265 | 1414 |
| C16 | 64 | 175 | 1414 |
| C15 | 65 | 85 | 1414 |
| C14 | 66 | -5 | 1414 |
| C13 | 67 | -95 | 1414 |
| C12 | 68 | -185 | 1414 |
| C11 | 69 | -275 | 1414 |
| C10 | 70 | -446 | 1414 |
| C9 | 71 | -536 | 1414 |
| C8 | 72 | -626 | 1414 |
| C7 | 73 | -716 | 1414 |
| C6 | 74 | -806 | 1414 |
| C5 | 75 | -896 | 1414 |

## LCD controllers/drivers

PCF2103 family

| SYMBOL | PAD | $\mathbf{X}$ | Y |
| :--- | :--- | :--- | :--- |
| C4 | 76 | -986 | 1414 |
| C3 | 77 | -1076 | 1414 |
| C3 (dummy) | 78 | -1166 | 1414 |
| C2 (dummy) | 79 | -1344 | 1303 |
| C2 | 80 | -1344 | 1213 |
| C1 | 81 | -1344 | 1123 |
| R8 | 82 | -1344 | 1033 |
| R7 | 83 | -1344 | 943 |
| R6 | 84 | -1344 | 853 |
| R5 | 85 | -1344 | 763 |
| R4 | 86 | -1344 | 673 |
| R3 | 87 | -1344 | 583 |
| R2 | 88 | -1344 | 493 |
| R1 | 89 | -1344 | 403 |
| R17 | 90 | -1344 | 313 |
| SCL | 91 | -1344 | 131 |
| SDA | 92 | -1344 | -9 |
| E | 93 | -1344 | -195 |
| RS | 94 | -1344 | -289 |
| RW | 95 | -1344 | -382 |
| DB7 | 96 | -1344 | -476 |
| DB6 | 97 | -1344 | -572 |
| DB5 | 98 | -1344 | -668 |
| DB4 | 99 | -1344 | -765 |
| DB3 | 100 | -1344 | -861 |
| DB2 | 101 | -1344 | -957 |
| DB1 | 102 | -1344 | -1054 |
| DB0 | 103 | -1344 | -1150 |
| DB0 (dummy) | 104 | -1344 | -1240 |
| Rec. Pat. C1 |  | 1335 | -1405 |
| Rec. Pat. C2 |  | -1335 | 1405 |
| Rec. Pat. F |  | -1340 | -1397 |
|  |  |  |  |
|  |  |  |  |

Table 19 Bump specifications

| PARAMETER | SPECIFICATION | UNIT |
| :--- | :--- | :--- |
| Bump variant | N | - |
| Type | galvanic; pure <br> aurum | - |
| Bump width | $60 \pm 6$ | $\mu \mathrm{~m}$ |
| Bump length | $90 \pm 6$ | $\mu \mathrm{~m}$ |
| Bump height | $17.5 \pm 5$ | $\mu \mathrm{~m}$ |
| Height difference in one <br> die | $<2$ | $\mu \mathrm{~m}$ |
| Convex deformation | $<5$ | $\mu \mathrm{~m}$ |
| Pad size; aluminium | $80 \times 100$ | $\mu \mathrm{~m}$ |
| Passivation opening CBB | $46 \times 76$ | $\mu \mathrm{~m}$ |
| Wafer thickness | $380 \pm 25$ | $\mu \mathrm{~m}$ |
| Minimum pitch | 90 | $\mu \mathrm{~m}$ |

## 17 DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## 18 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## 19 PURCHASE OF PHILIPS ${ }^{2}{ }^{2} \mathrm{C}$ COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## NOTES

## Philips Semiconductors - a worldwide company

## Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 29805 4455, Fax. +61 298054466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 1601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172200 733, Fax. +375 172200773

Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +3592689 211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 8002347381
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +453288 2636, Fax. +4531570044
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615800, Fax. +358961580920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 14894 339/239, Fax. +30 14814240
Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, JI. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 26752 2531, Fax. +39 267522557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 33740 5130, Fax. +81 337405077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 8002347381

Middle East: see Italy
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 2274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: UI. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22612 2831, Fax. +48 226122327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11470 5911, Fax. +27 114705494
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SAO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 22134 2865, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212279 2770, Fax. +90 2122826707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181730 5000, Fax. +44 1817548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 8002347381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11625 344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors,

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Lets make things better.
PHILIPS

