
INTEGRATED CIRCUITS



Product specification Supersedes data of November 1994 File under Integrated Circuits, IC03 1995 Jul 07



Product specification

Low-voltage frequency synthesizer for radio telephones

FEATURES

- Low current from 3 V supply
- Fully programmable RF divider
- 3-line serial interface bus
- Independent fully programmable reference divider, driven from external crystal oscillator
- Dual phase detector outputs to allow fast frequency switching
- Dual power-down modes.

APPLICATIONS

- 2 GHz mobile telephones
- Portable battery-powered radio equipment.

GENERAL DESCRIPTION

The UMA1019M BICMOS device integrates prescalers, a programmable divider, and phase comparator to implement a phase-locked loop.

The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 5 V supplies.

The synthesizer operates at RF input frequencies up to 2.4 GHz. The synthesizer has a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. Digital supplies V_{DD1} , V_{DD2} and V_{DD3} must also be at the same potential. V_{CC} must be equal to or greater than V_{DD} (i.e. $V_{DD} = 3 \text{ V}$ and $V_{CC} = 5 \text{ V}$ for wider tuning range).

The phase detector uses two charge pumps, one provides normal loop feedback, while the other is only active during fast mode to speed-up switching. All charge pump currents (gain) are fixed by an external resistance at pin I_{SET} (pin 14). Only passive loop filters are used; the charge-pumps function within a wide voltage compliance range to improve the overall system performance.


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------------------------------|---------------------------------------|---------------------|------|------|------|------|
| V _{CC} , V _{DD} | supply voltage | $V_{CC} \ge V_{DD}$ | 2.7 | - | 5.5 | V |
| I _{CC} + I _{DD} | supply current | | - | 9.4 | - | mA |
| I _{CCPD} , I _{DDPD} | current in power-down mode per supply | | - | 12 | - | μA |
| f _{VCO} | RF input frequency | | 1700 | 1900 | 2400 | MHz |
| f _{XTAL} | crystal reference input frequency | | 3 | - | 40 | MHz |
| f _{PC} | phase comparator frequency | | - | 200 | - | kHz |
| T _{amb} | operating ambient temperature | | -30 | _ | +85 | °C |

ORDERING INFORMATION

| TYPE NUMBER | | PACKAGE | | | | |
|-------------|--------|---|---------|--|--|--|
| TTPE NUMBER | NAME | DESCRIPTION | VERSION | | | |
| UMA1019M | SSOP20 | SOP20 plastic shrink small outline package; 20 leads; body width 4.4 mm | | | | |

BLOCK DIAGRAM




Product specification

Low-voltage frequency synthesizer for radio telephones

PINNING

| SYMBOL | PIN | DESCRIPTION |
|-------------------|-----|---|
| FAST | 1 | control input to speed-up main synthesizer |
| CPF | 2 | speed-up charge-pump output |
| CP | 3 | normal charge-pump output |
| V _{DD1} | 4 | digital power supply 1 |
| V _{DD2} | 5 | digital power supply 2 |
| RFI | 6 | 2 GHz RF main divider input |
| DGND1 | 7 | digital ground 1 |
| f _{XTAL} | 8 | crystal frequency input from TCXO |
| POFF | 9 | power-down input |
| n.c. | 10 | not connected |
| CLK | 11 | programming bus clock input |
| DATA | 12 | programming bus data input |
| Ē | 13 | programming bus enable input (active LOW) |
| I _{SET} | 14 | regulator pin to set the charge-pump currents |
| n.c. | 15 | not connected |
| AGND | 16 | analog ground |
| n.c. | 17 | not connected |
| V _{CC} | 18 | supply for charge-pump |
| V _{DD3} | 19 | digital power supply 3 |
| LOCK | 20 | in-lock detect output; test mode output |



FUNCTIONAL DESCRIPTION

General

Programmable reference and main dividers drive the phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A hardwired power-down input POFF (pin 9) ensures that the dividers and phase comparator circuits can be disabled.

The RFI input (pin 6) drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from 60 mV up to 180 mV (RMS), and at frequencies as high as 2.4 GHz. The high frequency divider circuits use bipolar transistors, slower bits are CMOS. Divide ratios (512 to 131 071) allow a 2 MHz phase comparison frequency.

The reference and main divider outputs are connected to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current that is set by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the 3-wire serial bus. The low current pump remains active except in power-down. The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on-frequency) to reduce noise and breakthrough levels.

The synthesizer speed-up charge pump (CPF) is controlled by the FAST input in synchronization with phase detector operation in such a way that potential disturbances are minimized. The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by feedback from the normal pump output to the phase detector thereby improving linearity.

An open drain transistor drives the output pin LOCK (pin 20). It is recommended that the pull-up resistor from this pin to V_{DD} is chosen to be of sufficient value to keep the sink current in the LOW state to below 400 μ A. The output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison an out-of-lock or an in-lock flag is generated. The out-of-lock function can be disabled via the serial programming bus.

Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and \overline{E} (enable). The data sent to the device is loaded in bursts framed by \overline{E} . Programming clock edges and their appropriate data bits are ignored until \overline{E} goes active LOW. The programmed information is loaded into the addressed latch when \overline{E} returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down.

However when the synthesizer is powered-on, the presence of a TCXO signal is required at pin 8 (f_{XTAL}) for correct programming.

Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1019M uses 4 of the 16 available addresses. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21.

The trailing address bits are decoded on the inactive edge of \overline{E} . This produces an internal load pulse to store the data in one of the addressed latches. To ensure that data is correctly loaded on first power-up, \overline{E} should be held LOW and only taken HIGH after having programmed an appropriate register. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum \overline{E} pulse width after data transfer. The corresponding relationship between data fields and addresses is given in Table 2.

Power-down mode

The power-down signal can be either hardware (POFF) or software (sPOFF). The dividers are on when both POFF and sPOFF are at logic 0.

When the synthesizer is reactivated after power-down the main and reference dividers are synchronized to avoid possibility of random phase errors on power-up.

Philips Semiconductors

Low-voltage frequency synthesizer for radio telephones

UMA1019M

Table 1Format of programmed data

| LAST IN | | PROGRAMMING REGISTER BIT USAGE FIRST | | | | | | FIRST IN |
|---------|---------------|--------------------------------------|------|-------|-------|----------------|--------|----------|
| p21 | p20 | p19 | p18 | p17 | p16 | / | p2 | p1 |
| ADD0 | ADD1 | ADD2 | ADD3 | DATA0 | DATA1 | / | DATA15 | DATA16 |
| | LATCH ADDRESS | | | LSB | DA | ATA COEFFICIEI | NT | MSB |

Table 2Bit allocation (note 1)

| FT | REGISTER BIT ALLOCATION | | | | | | | | | LT | | | | | | | | | | |
|------|-----------------------------------|------|------|------|----|--|-----|--------|-----|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| p1 | p2 | р3 | p4 | p5 | p6 | p7 | p8 | p9 | p10 | p11 | p12 | p13 | p14 | p15 | p16 | p17 | p18 | p19 | p20 | p21 |
| dt16 | dt15 | dt14 | dt13 | dt12 | | DATA FIELD dt4 dt3 dt2 dt1 dt0 | | | | ADDRESS | | | | | | | | | | |
| | | | | | | | TES | T BITS | (2) | | | | | | | | 0 | 0 | 0 | 0 |
| Х | Х | Х | Х | OOL | Х | CR1 | CR0 | Х | X | sPOFF | X | X | X | Х | Х | Х | 0 | 0 | 0 | 1 |
| PM16 | PM16 MAIN DIVIDER COEFFICIENT PM0 | | | | | PM0 | 0 | 1 | 0 | 0 | | | | | | | | | | |
| Х | Х | Х | Х | Х | Х | PR10 REFERENCE DIVIDER COEFFICIENT PR0 0 | | | 0 | 1 | 0 | 1 | | | | | | | | |

Notes

o

1. FT = first; LT = last; sPOFF = software power-down for synthesizer (1 = OFF); OOL = out-of-lock (1 = enabled).

2. The test register should not be programmed with any other value except all zeros for normal operation.

 Table 3
 Fast and normal charge pumps current ratio (note 1)

| CR1 | CR0 | I _{CP} | I _{CPF} | I _{CPF} : I _{CP} |
|-----|-----|----------------------|---------------------------|------------------------------------|
| 0 | 0 | $4 \times I_{SET}$ | $16 	imes I_{\text{SET}}$ | 4 : 1 |
| 0 | 1 | $4 \times I_{SET}$ | $32 \times I_{SET}$ | 8 : 1 |
| 1 | 0 | 2 × I _{SET} | $24 \times I_{SET}$ | 12 : 1 |
| 1 | 1 | $2 \times I_{SET}$ | $32 \times I_{SET}$ | 16 : 1 |

Note

1. $I_{SET} = \frac{V_{14}}{R_{ext}}$; bias current for charge pumps.

Product specification

Product specification

Low-voltage frequency synthesizer for radio telephones

UMA1019M

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|--------------------------|---|------|-----------------------|------|
| V _{DD} | digital supply voltage | -0.3 | +5.5 | V |
| V _{CC} | analog supply voltage | -0.3 | +5.5 | V |
| $\Delta V_{CC} - V_{DD}$ | difference in voltage between V_{CC} and V_{DD} | -0.3 | +5.5 | V |
| V _n | voltage at pins 1, 6, 8, 9, 11 to 14 and 20 | -0.3 | V _{DD} + 0.3 | V |
| V _{2,3} | voltage at pins 2 and 3 | -0.3 | V _{CC} + 0.3 | V |
| ΔV_{GND} | difference in voltage between AGND and DGND (these pins should be connected together) | -0.3 | +0.3 | V |
| P _{tot} | total power dissipation | - | 150 | mW |
| T _{stg} | storage temperature | -55 | +125 | °C |
| T _{amb} | operating ambient temperature | -30 | +85 | °C |
| Tj | maximum junction temperature | - | 95 | °C |

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | VALUE | UNIT |
|---------------------|---|-------|------|
| R _{th j-a} | thermal resistance from junction to ambient in free air | 120 | K/W |

UMA1019M

CHARACTERISTICS

 $V_{DD1} = V_{DD2} = V_{DD3} = 2.7$ to 5.5 V; $V_{CC} = 2.7$ to 5.5 V; $T_{amb} = 25$ °C; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------------------------------|--|--|------|------|-----------------------|------|
| Supply; pins | 4, 5 and 18 | | | 1 | | 1 |
| V _{DD} | digital supply voltage | $V_{DD1} = V_{DD2} = V_{DD3}$ | 2.7 | _ | 5.5 | V |
| V _{CC} | analog supply voltage | $V_{CC} \ge V_{DD}$ | 2.7 | _ | 5.5 | V |
| I _{DD} | synthesizer digital supply current | V _{DD} = 5.5 V | _ | 9 | 12.5 | mA |
| I _{CC} | charge pumps analog supply current | $V_{CC} = 5.5 \text{ V};$ R _{ext} =12 kΩ | - | 0.4 | 1.0 | mA |
| I _{CCPD} , I _{DDPD} | current in power-down mode per supply | logic levels 0 or V _{DD} | - | 12 | 50 | μA |
| RF main divi | der input; pin 6 | | | | | • |
| f _{VCO} | RF input frequency | | 1700 | 1900 | 2400 | MHz |
| V _{6(rms)} | AC-coupled input signal level (RMS value) | R _s = 50 Ω; 1.7 GHz < f _{VCO} < 2 GHz | 60 | - | 400 | mV |
| | | R _s = 50 Ω; 2 GHz < f _{VCO} < 2.4 GHz | 60 | - | 180 | mV |
| Zl | input impedance (real part) | f _{VCO} = 2 GHz | - | 300 | - | Ω |
| CI | typical pin input capacitance | indicative, not tested | - | 2 | - | pF |
| R _m | main divider ratio | | 512 | _ | 131071 | |
| f _{PCmax} | maximum phase comparator frequency | | - | 2000 | - | kHz |
| f _{PCmin} | minimum phase comparator frequency | | - | 10 | - | kHz |
| Crystal refer | ence divider input; pin 8 | | | | | • |
| f _{XTAL} | crystal reference input frequency | | 5 | _ | 40 | MHz |
| V _{8(rms)} | sinusoidal input signal level | V _{6(rms)} < 224 mV | 50 | _ | 500 | mV |
| | (RMS value) | V _{6(rms)} > 224 mV | 100 | _ | 500 | mV |
| ZI | input impedance (real part) | f _{XTAL} = 30 MHz | - | 2 | - | kΩ |
| Cl | typical pin input capacitance | indicative, not tested | - | 2 | _ | pF |
| R _r | reference divider ratio | | 8 | _ | 2047 | |
| Charge pum | p current setting resistor input; pi | n 14 | | - | · | |
| R _{ext} | external resistor from pin 14 to ground | | 12 | - | 60 | kΩ |
| V ₁₄ | regulated voltage at pin 14 | $R_{ext} = 12 \ k\Omega$ | - | 1.15 | - | V |
| Charge pum | p outputs; pins 3 and 2; R _{ext} = 12 I | •Ω | | | | |
| I _{Ocp} | charge pump output current error | | -25 | - | +25 | % |
| I _{match} | sink-to-source current matching | V _{cp} in range | - | ±5 | - | % |
| I _{Lcp} | charge pump off leakage current | $V_{cp} = \frac{1}{2}V_{CC}$ | -5 | ±1 | +5 | nA |
| V _{cp} | charge pump voltage compliance | | 0.4 | _ | V _{CC} - 0.4 | V |

Product specification

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT | |
|---|---|----------------------------|--------------------|------|-----------------------|------|--|
| Interface logi | nterface logic input signal levels; pins 13, 12, 11 and 1 | | | | | | |
| V _{IH} | HIGH level input voltage | | 0.7V _{DD} | - | V _{DD} + 0.3 | V | |
| V _{IL} | LOW level input voltage | | -0.3 | - | 0.3V _{DD} | V | |
| I _{bias} | input bias current | logic 1 or logic 0 | -5 | - | +5 | μA | |
| Cl | input capacitance | indicative, not tested | - | 2 | - | pF | |
| Lock detect output signal; pin 20 (open-drain output) | | | | | | | |
| V _{OL} | LOW level output voltage | I _{sink} = 0.4 mA | - | _ | 0.4 | V | |

SERIAL BUS TIMING CHARACTERISTICS

 V_{DD} = V_{CC} = 3 V; T_{amb} = 25 $^\circ C$ unless otherwise specified.


| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | | |
|---------------------|---------------------------------------|---------------------|------|------|------|--|--|
| Serial program | nming clock; CLK | | | • | | | |
| t _r | input rise time | - | 10 | 40 | ns | | |
| t _f | input fall time | - | 10 | 40 | ns | | |
| T _{cy} | clock period | 100 | - | - | ns | | |
| Enable progra | Enable programming; E | | | | | | |
| t _{START} | delay to rising clock edge | 40 | - | - | ns | | |
| t _{END} | delay from last falling clock edge | -20 | - | - | ns | | |
| t _W | minimum inactive pulse width | 4000 ⁽¹⁾ | - | - | ns | | |
| t _{SU;Ē} | enable set-up time to next clock edge | 20 | - | - | ns | | |
| Register seria | Register serial input data; DATA | | | | | | |
| t _{SU;DAT} | input data to clock set-up time | 20 | - | - | ns | | |
| t _{HD;DAT} | input data to clock hold time | 20 | - | - | ns | | |

Note

1. The minimum pulse width (t_W) can be smaller than 4 μ s provided all the following conditions are satisfied:


a) Main divider input frequency $f_{VCO} > \frac{512}{t_W}$


b) Reference divider input frequency
$$f_{XTAL} > \frac{3}{t_W}$$




UMA1019M

APPLICATION INFORMATION





PACKAGE OUTLINE



UMA1019M

Product specification

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO and SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

SO

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

SSOP

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

METHOD (SO AND SSOP)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Product specification

UMA1019M

DEFINITIONS

| Data sheet status | | | | | |
|---|---|--|--|--|--|
| Objective specification | specification This data sheet contains target or goal specifications for product development. | | | | |
| Preliminary specification | specification This data sheet contains preliminary data; supplementary data may be published later. | | | | |
| Product specification | This data sheet contains final product specifications. | | | | |
| Limiting values | | | | | |
| Limiting values Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. | | | | | |
| Application information | | | | | |
| Where application information | on is given, it is advisory and does not form part of the specification. | | | | |

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, . Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970) Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Ävenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213. Greece: No. 15, 25th March Street, GR 17778 TAVROS. Tel. (01)4894 339/4894 911, Fax. (01)4814 240 India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200 Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)783749, Fax. (040)788399 (From 10-10-1995: Tel. (040)2783749, Fax. (040)2788399) New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546 Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494. Spain: Balmes 22, 08007 BARCELONA Spain: Ballies 22, 06007 DARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43
 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07 United Kingdom: Philips Semiconductors LTD. 276 Bath Road, Hayes, MIDDLESEX UB3 5BX Tel. (0181)730-5000, Fax. (0181)754-8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601 Internet: http://www.semiconductors.philips.com/ps/ For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p,

P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825 (from 10-10-1995: +31-40-2724825)

SCD41 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

413061/1500/02/pp16 Document order number: Date of release: 1995 Jul 07 9397 750 00197



