
INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Feb 13 IC23 Data Handbook

1998 May 11



FBL2041 FBL2041I

FEATURES

- 7-bit BTL transceiver
- Separate I/O on TTL A-port
- Inverting
- Three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- · High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Controlled output ramp and multiple GND pins minimize ground bounce
- Each BTL driver has a dedicated Bus GND for a signal return
- Glitch-free power up/power down operation
- Low I_{CC} current
- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flatpack
- 5V compatible I/O on A-port
- Industrial temperature range option available as FBL20411

DESCRIPTION

The FBL2041/FBL2041I is a 7-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FBL2041 is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The FBL2041/FBL2041I is pin and function compatible with FB2041 but operates at a 3.3V supply voltage, greatly reducing power consumption.

The B-port interfaces to "Backplane Transceiver Logic" (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

There are three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement. The TTL/BTL output drivers for bit 0 are enabled with OEA1/OEB1, output drivers for bits 1–2–3 are enabled with OEA2/OEB2 and output drivers for bits 4–5–6 are enabled with OEA3/OEB3.

The A-port operates at TTL levels with separate I/O. The 3-state A-port drivers are enabled when OEAn goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEAn goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when V_{CC} is below 1.3V.

The B-port has an output enable, OEB0, which affects all seven drivers. When OEB0 is High and \overline{OEBn} is Low the output driver will be enabled. When OEB0 is Low or if \overline{OEBn} is High, the B-port drivers will be inactive and at the level of the backplane signal.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 3.3V level while V_{CC} is Low. If live insertion is not a requirement, the BIAS V pin should be tied to a V_{CC} pin.

The LOGIC GND and BUS GND pins are isolated in the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble-shoot.

JTAG boundary scan functionality is provided as an option with signals TMS, TCK, TDI and TDO. When this option is not present, TMS and TCK are no-connects (no bond wires) and TDI and TDO are shorted together internally.

QUICK REFERENCE DATA


SYMBOL	PARA	METER	TYPICAL	UNIT
t _{PLH}	Propagat	ion delay	4.2	ns
t _{PHL}	Aln t	o Bn	3.5	115
t _{PLH}	Propagat	ion delay	4.8	ns
t _{PHL}	Bn to	Bn to AOn		115
C _{OB}	Output capacitan	Output capacitance (B0 - B6 only)		pF
I _{OL}	Output current	(B0 - B6 only)	100	mA
		Standby	5.2	
1	Supply Current	AIn to Bn (outputs Low or High)	3.2	mA
lcc	Supply Cullent	Bn to AOn (outputs Low)	13.5	1
		Bn to AOn (outputs High)	10.7	1

ORDERING INFORMATION

PACKAGE	$\begin{array}{l} COMMERCIAL \ RANGE \\ V_{CC} = 3.3V \pm 10\%; \ T_{amb} = 0 \ to \ +70^{\circ}C \end{array}$	INDUSTRIAL RANGE V _{CC} = 3.3V±10%; T _{amb} = -40 to +85°C	DWG No.
52-pin Plastic Quad Flatpack	FBL2041 BB	FBL2041I BB	SOT379-1

FBL2041 FBL2041I

PIN CONFIGURATION



PIN DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
AI0 – AI6	51, 2, 3, 8, 9, 14, 18	Input	Data inputs (TTL)
AO0 – AO6	50, 52, 4, 6, 10, 12, 16	Output	3-State outputs (TTL)
<u>B0</u> – <u>B6</u>	40, 38, 36, 34, 32, 30, 28	I/O	Data inputs/Open Collector outputs, High current drive (BTL)
OEB0	46	Input	Enables the Bn outputs when High
OEB1	45	Input	Enables the B0 output when Low
OEB2	25	Input	Enables the B1 – B3 outputs when Low
OEB3	26	Input	Enables the B4 – B6 outputs when Low
OEA1	47	Input	Enables the A0 outputs when High
OEA2	20	Input	Enables the A1 – A3 outputs when High
OEA3	24	Input	Enables the A4 – A6 outputs when High
BUS GND	41, 39, 37, 35, 33, 31, 29	GND	Bus ground (0V)
LOGIC GND	1, 5, 7, 11, 13, 15	GND	Logic ground (0V)
LOGIC/bus V _{CC}	23, 43, 49	Power	Positive supply voltage
BG V _{CC}	17	Power	Positive supply voltage BAND GAP
BIAS V	48	Power	Positive supply voltage
TMS	42	Input	Test Mode Select (no-connect)
ТСК	44	Input	Test Clock (no-connect)
TDI	22	Input	Test Data In (shorted to TDO)
TDO	21	Output	Test Data Out (TDI)
BG GND	19	GND	BAND GAP GROUND (0V)

FBL2041 FBL2041I

FUNCTION TABLE

MODE					INPUTS					OUTE	VUTS
	Aln	Bn*	OEB0	OEB1	OEB2	OEB3	OEA1	OEA2	OEA3	AOn	Bn*
	L	—	Н	L	L	L	L	L	L	Z	H**
Aln to Bn	Н	—	Н	L	L	L	L	L	L	Z	L
	L		Н	L	L	L	Н	Н	Н	L	H**
	Н	—	Н	L	L	L	Н	Н	Н	Н	L
	L	—	Н	L	Х	Х	L	L	L	Z	H**
Al0 to B0	Н	—	Н	L	Х	Х	L	L	L	Z	L
	L	—	Н	L	Х	Х	Н	Н	Н	L	H**
	Н	—	Н	L	Х	Х	Н	Н	Н	Н	L
	L	—	Н	Х	L	Х	L	L	L	Z	H**
AI1 – AI3 to $\overline{B1} - \overline{B3}$	Н	—	Н	Х	L	Х	L	L	L	Z	L
	L	—	Н	Х	L	Х	Н	Н	Н	L	H**
	Н	—	Н	Х	L	Х	Н	Н	Н	Н	L
	L	—	Н	Х	Х	L	L	L	L	Z	H**
AI4 – AI6 to $\overline{B4} - \overline{B6}$	Н	—	Н	Х	Х	L	L	L	L	Z	L
	L	—	Н	Х	Х	L	Н	Н	Н	L	H**
	Н	—	н	Х	Х	L	н	Н	н	н	L
Disable Bn outputs	Х	Х	L	Х	Х	Х	Х	Х	Х	Х	H**
	Х	Х	Х	н	Н	Н	Х	Х	Х	Х	H**
Disable B0 outputs	Х	Х	н	н	Х	Х	Х	Х	Х	Х	H**
Disable $\overline{B1} - \overline{B3}$ outputs	Х	Х	н	Х	Н	Х	Х	Х	Х	Х	H**
Disable $\overline{B4} - \overline{B6}$ outputs	Х	Х	н	Х	Х	Н	Х	Х	Х	Х	H**
	Х	L	L	Х	Х	Х	н	н	н	н	Input
Bn to AOn	Х	Н	L	Х	Х	Х	Н	Н	Н	L	Input
	Х	L	Х	н	Н	Н	Н	Н	Н	Н	Input
	Х	Н	Х	н	Н	Н	Н	Н	Н	L	Input
	Х	L	L	Х	Х	Х	Н	Х	Х	Н	Input
B0 to AO0	Х	Н	L	Х	Х	Х	Н	Х	Х	L	Input
	Х	L	Х	Н	Н	Н	Н	Х	Х	Н	Input
	Х	Н	Х	Н	Н	Н	Н	Х	Х	L	Input
	Х	L	L	Х	Х	Х	Х	Н	Х	Н	Input
$\overline{B1} - \overline{B3}$ to AO1 – AO3	Х	Н	L	Х	Х	Х	Х	Н	Х	L	Input
	Х	L	Х	н	н	н	Х	н	Х	н	Input
	Х	Н	Х	н	Н	Н	Х	Н	Х	L	Input
	Х	L	L	Х	Х	Х	Х	Х	н	н	Input
$\overline{B4} - \overline{B6}$ to AO4 – AO6	Х	н	L	Х	Х	Х	Х	Х	н	L	Input
	Х	L	Х	н	н	н	Х	Х	н	н	Input
	Х	н	Х	н	н	н	Х	Х	н	L	Input
Disable AOn outputs	X	X	X	X	X	X	L	L	L	Z	Х
Disable AO0 outputs	X	X	X	X	X	X	L	X	X	Z	X
Disable AO1 – AO3 outputs	X	X	X	X	X	X	X	L	X	Z	X
Disable AO4 – AO6 outputs	X	X	X	X	X	X	X	X	L	Z	X

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

Z = High-impedance (OFF) state


— = Input not externally driven

H** = Goes to level of pull-up voltage

B* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

FBL2041 FBL2041I

LOGIC DIAGRAM



FBL2041 FBL2041I

ABSOLUTE MAXIMUM RATINGS Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PAR	AMETER	RATING	UNIT	
V _{CC}	Supply voltage		-0.5 to +4.6	V	
V _{IN}	Input voltage	AI0 – AI6, OEB0, OEBn, OEAn	-0.5 to +7.0		
VIN	input voltage	<u>B0</u> – <u>B6</u>	-0.5 to +3.5	V	
I _{IN}	Input current	V _{IN} < 0	-50	1	
V _{OUT}	Voltage applied to output in High out	put state	-0.5 to +7.0	V	
1	Current applied to output in	Current applied to output in AO0 – AO6		mA	
OUT	Low output state/High output state $\overline{B0} - \overline{B6}$		200		
T _{STG}	Storage temperature	Storage temperature			

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		$\label{eq:parameter} \begin{array}{l} \mbox{COMMERCIAL LIMITS} \\ \mbox{V}_{CC} = 3.3V \pm 10\%; \\ \mbox{T}_{amb} = 0 \ to \ +70^{\circ} \mbox{C} \end{array}$			INDU V _C T _{amt}	UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{CC}	Supply voltage		3.0	3.3	3.6	3.0	3.3	3.6	V
Maria	High-level input voltage	Except B0-B6	2.0			2.0			v
V _{IH}	r light-level liput voltage	<u>B0</u> – <u>B6</u>	1.62	1.55		1.62	1.55		
Ma	Low-level input voltage	Except B0-B6			0.8			0.8	v
VIL	Low-level input voltage	<u>B0</u> – <u>B6</u>			1.47			1.47	1 ^v
I _{IK}	Input clamp current	•			-18			-18	mA
I _{OH}	High-level output current	AO0 – AO6			-32			-32	mA
1	Low lovel output ourrent	AO0 – AO6			+32			+32	mA
IOL	Low-level output current	<u>B0</u> – <u>B6</u>			100			100	
C _{OB}	Output capacitance on B port	-		6	7		6	7	pF
Tamb	Operating free-air temperature	e range	0		+70	-40		+85	°C

LIVE INSERTION SPECIFICATIONS

CYMDOL						
SYMBOL		PARAMETER	MIN	TYP	MAX	UNIT
V _{BIASV}	Bias pin voltage	Voltage difference between the Bias voltage and V_{CC} after the PCB is plugged in.	-	-	0.5	V
	Bias pin (I _{BIASV}) input	V _{CC} = 0 V, Bias V = 3.6V			1.2	mA
BIASV	DC current	$V_{CC} = 3.3V$, Bias V = 3.6V			10	μΑ
V _{Bn}	Bus voltage during prebias	$\overline{B0} - \overline{B8} = 0V$, Bias V = 3.3V	1.62		2.1	V
I _{LM}	Fall current during prebias	$\overline{B0} - \overline{B8} = 2V$, Bias V = 1.3 to 2.5V			1	μΑ
I _{HM}	Rise current during prebias	$\overline{B0} - \overline{B8} = 1V$, Bias V = 3 to 3.6V	-1			μΑ
I _{Bn} PEAK	Peak bus current during insertion	$\label{eq:VCC} \begin{array}{l} V_{CC} = 0 \text{ to } 3.3 \text{V}, \overline{\text{B0}} - \overline{\text{B8}} = 0 \text{ to } 2.0 \text{V}, \\ \text{Bias V} = 2.7 \text{ to } 3.6 \text{V}, \text{OEB0} = 0.8 \text{V}, t_r = 2 \text{ns} \end{array}$			10	mA
	Devuer up eurrent	V _{CC} = 0 to 3.3V, OEB0 = 0.8V			100	
I _{OL} OFF	Power up current	V _{CC} = 0 to 1.2V, OEB0 = 0 to 5V			100	μA
t _{GR}	Input glitch rejection	$V_{CC} = 3.3V$	1.0	1.35		ns

DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

	DADAME				LIMITS		
SYMBOL PARAMETER		IER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	
I _{OH}	High level output current	<u>B0 – B6</u>	$V_{CC} = MAX, V_{IL} = MAX, V_{OH} = 1.9V$			100	μA
	Deven all a standard and a	<u>D0</u> <u>D0</u>	V _{CC} = 0V, V _{IL} = MAX, V _{OH} = 1.9V			100	μA
IOFF	Power-off output current	<u>B0 – B6</u>	$V_{CC} = 0V, V_{IL} = MAX, V_{OH} = 1.9V @ 85^{\circ}C$			300	μA
			$V_{CC} = MIN$ to MAX; $I_{OH} = -100\mu A$	V _{CC} –0.2			V
V _{OH}	High-level output voltage	AO0 – AO6 ³	$V_{CC} = MIN; I_{OH} = -8mA$	2.4			V
	Voltage		V _{CC} = MIN; I _{OH} = -32mA	2.0			V
		AO0 – AO6 ³	$V_{CC} = MIN; I_{OL} = 16mA$			0.4	V
V _{OL}	Low-level output voltage	A00 - A06°	$V_{CC} = MIN; I_{OL} = 32mA$			0.5	V
		<u>B0</u> – <u>B6</u>	$V_{CC} = MIN, I_{OL} = 4mA$	0.5			
		BU - B0	$V_{CC} = MIN, I_{OL} = 100mA$	0.75	1.0	1.20	1 `
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK} = -18mA$		-0.85	-1.2	V
		Control pins	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$			±1.0	
		Control/ AI0 – AI6	$V_{CC} = 0V \text{ or } 3.6V; V_1 = 5.5V$			10	1
łı	Input leakage current	AI0 – AI6	$V_{CC} = 3.6V; V_{I} = V_{CC}$			1	μA
		Note 4	$V_{CC} = 3.6V; V_{I} = 0V$			-5]
			$V_{CC} = MAX, V_I = 1.9V$			100	μA
Ι _{ΙΗ}	High-level input current	<u>B0 – B6</u>	$V_{CC} = MAX, V_I = 3.5V$, note 5	100			m/
			V _{CC} = MAX; V _I = 3.75V @ -40°C	100			m/
IIL	Low-level input current	<u>B0 – B6</u>	$V_{CC} = MAX, V_I = 0.75V$			-100	μA
I _{OZH}	Off-state output current	AO0 – AO6	$V_{CC} = MAX, V_O = 3V$			5	μA
I _{OZL}	Off-state output current	AO0 – AO6	$V_{CC} = MAX, V_O = 0.5V$			-5	μA
		I _{CCZ}	V _{CC} = MAX		5.2	13.5	
		I _{CCB}	V _{CC} = MAX, outputs Low or High		3.2	9.0]
Icc	Supply current (total)	I _{CCL}	V _{CC} = MAX, outputs Low		13.5	19.5	m/
		ICCH	V _{CC} = MAX, outputs High		10.7	16.0	1

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.

2. All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$. 3. Due to test equipment limitations, actual test conditions are $V_{IH} = 1.8V$ and $V_{IL} = 1.3V$ for the B side. 4. Unused pins are at V_{CC} or GND.

5. For B port input voltage between 3 and 5 volt; I_{IH} will be greater than 100mA but the part will continue to function normally (clamping circuit is active).

FBL2041

FBL2041I

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

AC ELECTRICAL CHARACTERISTICS


						A PORT	LIMITS			
SYMBOL	PARAMETER	PARAMETER TEST CONDITION		$V_{cc} = 3.3V_{c}$				FBL2041I INDUSTRIAL $T_{amb} = -40 \text{ to } +85^{\circ}\text{C},$		UNIT
			C _L = 5	Ŏp̃f, R _L :	= 500 Ω	V _{CC} = 3.3	3V±10%, R _L = 500Ω		3V±10%, R _L = 500Ω	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH} t _{PHL}	Propagation delay, Bn to AOn	Waveform 1, 2	3.9 4.0	4.8 4.9	5.8 6.0	3.7 3.8	6.4 6.7	2.8 2.7	6.9 7.0	ns
t _{PZH} t _{PZL}	Output enable time, OEA to AOn	Waveform 4, 5	5.3 2.4	6.6 4.4	8.0 8.0	5.0 2.1	8.6 8.5	4.5 1.1	9.0 9.0	ns
t _{PHZ} t _{PLZ}	Output disable time, OEA to AOn	Waveform 4, 5	3.5 2.3	4.8 3.1	6.0 3.9	3.4 2.2	6.5 4.3	2.7 1.4	7.0 4.7	ns
t _{TLH} t _{THL}	Transition time, AOn Port (10% to 90% or 90% to 10%)	Test Circuit and Waveforms	0.7 0.5	1.8 1.6	3.0 2.0	0.7 0.5	3.0 2.0	0.7 0.5	3.0 2.0	ns
t _{SK} (o)	Output skew between receivers in same package ¹	Waveform 3		0.7	1.5		1.5		1.5	ns
						B PORT	LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	V	_{nb} = +25 _{CC} = 3.3 30pF, Rլ	V,	$T_{amb} = 0$ $V_{CC} = 3$ $C_{D} = 30 \text{pF}$	to +70°C, 3V±10%, ⁷ , R _U = 9Ω	$V_{CC} = 3.$) to +85°C, 3V±10%, ⁷ , R _U = 9Ω	דואט
t _{PLH} t _{PHL}	Propagation delay, Aln to Bn	Waveform 1, 2	3.3 2.7	4.2 3.5	5.2 4.5	2.9 2.5	6.0 5.0	1.8 1.7	6.7 5.6	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB0 to Bn	Waveform 2	4.0 3.4	4.9 4.3	5.8 5.3	3.6 3.1	6.6 6.0	2.8 2.5	7.1 6.4	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB1 to Bn	Waveform 1	4.2 2.9	5.1 3.8	6.1 4.7	3.9 2.6	6.9 5.5	2.9 1.9	7.3 6.0	ns
t _{TLH} t _{THL}	Transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.2 0.4	2.4 0.9	3.0 1.5	1.2 0.4	3.0 1.5	1.2 0.4	3.0 1.5	ns
t _{SK} (o)	Output skew between drivers in same package ¹	Waveform 3			1.5		1.5		1.5	ns
SYMBOL	PARAMETER	TEST CONDITION	R	_U = 16.5	Ω	R _U = 1	16.5 Ω	R _U =	16.5 Ω	דואט
t _{PLH} t _{PHL}	Propagation delay, Aln to Bn	Waveform 1, 2	3.3 2.7	4.2 3.6	5.1 4.5	3.0 2.5	6.0 5.0	1.8 1.7	6.7 5.6	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB0 to Bn	Waveform 2	4.0 3.4	4.9 4.3	5.8 5.3	3.6 3.1	6.6 6.0	2.7 2.5	7.1 6.4	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB1 to Bn	Waveform 1	4.2 2.9	5.1 3.8	6.1 4.7	3.9 2.6	6.8 5.5	3.0 1.9	7.3 6.0	ns
t _{TLH} t _{THL}	Transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.2 0.4	2.4 0.9	3.0 1.5	1.2 0.4	3.0 1.5	1.2 0.4	3.0 1.5	ns
t _{SK} (o)	Output skew between drivers in same package ¹	Waveform 3			1.5		1.5		1.5	ns


NOTES:


 It_{PN}actual – t_{PM}actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).

FBL2041 FBL2041I


AC WAVEFORMS









Waveform 2. Propagation Delay for Data or Output Enable to Output



Waveform 3. Output Skews



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

FBL2041 FBL20411

VIN

LOW V

VIN


LOW V

t_{THL}


2.5ns

2.5ns

TEST CIRCUIT AND WAVEFORMS



FBL2041 FBL2041I



FBL2041 FBL20411

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 05-98

Document order number:

9397 750 -03938

Let's make things better.



