INTEGRATED CIRCUITS

DATA SHEET

TDA8752 Triple high speed Analog-to-Digital Converter (ADC)

Preliminary specification Supersedes data of 1997 Apr 22 File under Integrated Circuits, IC02 1997 Jun 04





TDA8752

FEATURES

- Triple 8-bit ADC
- · Sampling rate up to 80 MHz
- IC controllable via a serial interface, which can be either I²C-bus or 3-wire, selected via a TTL input pin
- IC analog voltage input from 0.4 to 1.2 V (p-p) to produce full-scale ADC input of 1 V (p-p)
- 3 clamps for programming a clamping code between -63.5 and +64 in steps of ½LSB
- 3 controllable amplifiers: gain controlled via the serial interface to produce a full scale resolution of ½LSB peak-to-peak
- · Amplifier bandwidth of 250 MHz
- · Low gain variation with temperature
- PLL, controllable via the serial interface to generate the ADC clock, which can be locked to a line frequency from 15 to 280 kHz
- · Integrated PLL divider
- · Programmable phase clock adjustment cells
- · Internal voltage regulators
- TTL compatible digital inputs and outputs
- · Chip enable high-impedance ADC output
- Power-off mode
- Possibility to use up to four ICs in the same system, using the I²C-bus interface, or more, using the 3-wire serial interface
- 1 W power dissipation.

APPLICATIONS

- . R, G and B high speed digitizing
- · LCD panels drive
- LCD projection systems
- · VGA and higher resolutions
- Using two ICs in parallel, higher display resolution can be obtained; 160 MHz pixel frequency.



GENERAL DESCRIPTION



The TDA8752 is a triple 8-bit ADC with controllable amplifiers and clamps for the digitizing of large bandwidth RGB signals.

The clamp level, the gain and all of the other settings are controlled via a serial interface (either I²C-bus or 3-wire serial bus, selected via a logic input).

The IC also includes a PLL that can be locked on the horizontal line frequency and generates the ADC clock. The PLL jitter is minimized for high resolution PC graphics applications. An external clock can also be input to the ADC.

It is possible to set the TDA8752 serial bus address between four fixed values, in the event that several TDA8752 ICs are used in a system, using the I²C-bus interface (for example, two ICs used in an odd/even configuration).

ORDERING INFORMATION

| TYPE | | PACKAGE | | SAMPLING |
|------------|--------|---|----------|--------------------|
| NUMBER | NAME | DESCRIPTION | VERSION | FREQUENCY (MHz) |
| TDA8752H/6 | QFP100 | plastic quad flat package; 100 leads (lead length 1.95 mm); | SOT317-2 | 60 |
| TDA8752H/8 | | body 14 × 20 × 2.8 mm | 301317-2 | 80 |

Triple high speed Analog-to-Digital Converter (ADC)


TDA8752

QUICK REFERENCE DATA


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------------|---|--|------|------|------|--------|
| V _{CCA} | analog supply voltage | for R, G and B channels | 4.75 | 5.0 | 5.25 | V |
| V_{DDD} | logic supply voltage | for I ² C-bus and 3-wire | 4.75 | 5.0 | 5.25 | V |
| V _{CCD} | digital supply voltage | | 4.75 | 5.0 | 5.25 | V |
| V _{CCO} | output stages supply voltage | for R, G and B channels | 4.75 | 5.0 | 5.25 | V |
| V _{CCA(PLL)} | analog PLL supply voltage | | 4.75 | 5.0 | 5.25 | V |
| V _{CCO(PLL)} | output PLL supply voltage | | 4.75 | 5.0 | 5.25 | V |
| I _{CCA} | analog supply current | | _ | 120 | _ | mA |
| I _{DDD} | logic supply current | for I ² C-bus and 3-wire | _ | 1.0 | _ | mA |
| I _{CCD} | digital supply current | | _ | 40 | _ | mA |
| I _{CCO} | output stages supply current | f _{CLK} = 80 MHz; ramp input | - | 6 | _ | mA |
| I _{CCA(PLL)} | analog PLL supply current | | _ | 28 | _ | mA |
| I _{CCO(PLL)} | output PLL supply current | | _ | 5 | _ | mA |
| f _{CLK} | maximum clock frequency | TDA8752/6 | 60 | _ | _ | MHz |
| | | TDA8752/8 | 80 | _ | _ | MHz |
| f _{ref(PLL)} | PLL reference clock frequency | | 15 | _ | 280 | kHz |
| f_{VCO} | VCO output clock frequency | | 12 | _ | 80 | MHz |
| INL | DC integral non linearity | from analog input to digital output; full-scale; ramp input; f _{CLK} = 80 MHz | _ | ±0.5 | tbf | LSB |
| DNL | DC differential non linearity | from analog input to digital output; full-scale; ramp input; f _{CLK} = 80 MHz | - | ±0.5 | tbf | LSB |
| $\Delta G_{amp}/T$ | amplifier gain stability as a function of temperature | V _{ref} = 2.5 V with 100 ppm/°C maximum | _ | _ | 200 | ppm/°C |
| В | amplifier bandwidth | -3 dB; $T_{amb} = 25$ °C | 250 | 1- | 1- | MHz |
| t _{set} | settling time of the ADC block plus AGC | input signal settling time < 1 ns; T _{amb} = 25 °C | _ | - | 6 | ns |
| j _{PLL(rms)} | maximum PLL phase jitter (RMS value) | | _ | 0.2 | - | ns |
| DR _{PLL} | PLL divider ratio | without divide-by-2 | 15 | - | 2047 | |
| P _{tot} | total power consumption | f _{CLK} = 80 MHz; ramp input | _ | 1.0 | tbf | W |

TDA8752


BLOCK DIAGRAM



TDA8752



TDA8752



TDA8752

PINNING

| SYMBOL | PIN | DESCRIPTION | | | | |
|---------------------|-----|---|--|--|--|--|
| n.c. | 1 | not connected | | | | |
| DEC2 | 2 | main regulator decoupling input | | | | |
| V _{ref} | 3 | gain stabilizer voltage reference input | | | | |
| DEC1 | 4 | main regulator decoupling input | | | | |
| n.c. | 5 | not connected | | | | |
| RAGC | 6 | red channel AGC output | | | | |
| RBOT | 7 | red channel ladder decoupling input (BOT) | | | | |
| RGAINC | 8 | red channel gain capacitor input | | | | |
| RCLP | 9 | red channel gain clamp capacitor input | | | | |
| RDEC | 10 | red channel gain regulator decoupling input | | | | |
| V _{CCAR} | 11 | red channel gain analog power supply | | | | |
| RIN | 12 | red channel gain analog input | | | | |
| AGNDR | 13 | red channel gain analog ground | | | | |
| GAGC | 14 | green channel AGC output | | | | |
| GBOT | 15 | green channel ladder decoupling input (BOT) | | | | |
| GGAINC | 16 | green channel gain capacitor input | | | | |
| GCLP | 17 | green channel gain clamp capacitor input | | | | |
| GDEC | 18 | green channel gain regulator decoupling input | | | | |
| V _{CCAG} | 19 | green channel gain analog power supply | | | | |
| GIN | 20 | green channel gain analog input | | | | |
| AGNDG | 21 | green channel gain analog ground | | | | |
| BAGC | 22 | blue channel AGC output | | | | |
| BBOT | 23 | blue channel ladder decoupling input (BOT) | | | | |
| BGAINC | 24 | blue channel gain capacitor input | | | | |
| BCLP | 25 | blue channel gain clamp capacitor input | | | | |
| BDEC | 26 | blue channel gain regulator decoupling input | | | | |
| V _{CCAB} | 27 | blue channel gain analog power supply | | | | |
| BIN | 28 | blue channel gain analog input | | | | |
| AGNDB | 29 | blue channel gain analog ground | | | | |
| n.c. | 30 | not connected | | | | |
| n.c. | 31 | not connected | | | | |
| I ² C/3W | 32 | selection input between I ² C-bus (active HIGH) and 3-wire serial bus (active LOW) | | | | |
| ADD1 | 33 | I ² C-bus address control input 1 | | | | |
| ADD2 | 34 | I ² C-bus address control input 2 | | | | |
| TCK | 35 | scan test mode (active HIGH) | | | | |


TDA8752

| SYMBOL | PIN | DESCRIPTION | | | | |
|-------------------|-----|---|--|--|--|--|
| TDO | 36 | scan test output | | | | |
| DIS | 37 | I ² C and 3W disable control input (disable at HIGH level) | | | | |
| SEN | 38 | elect enable for 3-wire serial bus input (see Fig.9) | | | | |
| SDA | 39 | I ² C/3W serial data input | | | | |
| V _{DDD} | 40 | logic I ² C/3W digital power supply | | | | |
| V _{SSD} | 41 | logic I ² C/3W digital ground | | | | |
| SCL | 42 | I ² C/3W serial clock input | | | | |
| n.c. | 43 | not connected | | | | |
| n.c. | 44 | not connected | | | | |
| ROR | 45 | red channel ADC output bit overflow | | | | |
| GOR | 46 | green channel ADC output bit overflow | | | | |
| BOR | 47 | blue channel ADC output bit overflow | | | | |
| OGNDB | 48 | blue channel ADC output ground | | | | |
| B0 | 49 | blue channel ADC output bit 0 (LSB) | | | | |
| n.c. | 50 | not connected | | | | |
| n.c. | 51 | not connected | | | | |
| B1 | 52 | blue channel ADC output bit 1 | | | | |
| B2 | 53 | blue channel ADC output bit 2 | | | | |
| В3 | 54 | blue channel ADC output bit 3 | | | | |
| B4 | 55 | blue channel ADC output bit 4 | | | | |
| B5 | 56 | blue channel ADC output bit 5 | | | | |
| B6 | 57 | blue channel ADC output bit 6 | | | | |
| B7 | 58 | blue channel ADC output bit 7 (MSB) | | | | |
| V _{CCOB} | 59 | blue channel ADC output power supply | | | | |
| OGNDG | 60 | green channel ADC output ground | | | | |
| G0 | 61 | green channel ADC output bit 0 (LSB) | | | | |
| G1 | 62 | green channel ADC output bit 1 | | | | |
| G2 | 63 | green channel ADC output bit 2 | | | | |
| G3 | 64 | green channel ADC output bit 3 | | | | |
| G4 | 65 | green channel ADC output bit 4 | | | | |
| G5 | 66 | green channel ADC output bit 5 | | | | |
| G6 | 67 | green channel ADC output bit 6 | | | | |
| G7 | 68 | green channel ADC output bit 7 (MSB) | | | | |
| V _{CCOG} | 69 | green channel ADC output power supply | | | | |
| OGNDR | 70 | red channel ADC output ground | | | | |
| R0 | 71 | red channel ADC output bit 0 (LSB) | | | | |

TDA8752

| SYMBOL | PIN | DESCRIPTION | | | | |
|-----------------------|-----|--|--|--|--|--|
| R1 | 72 | red channel ADC output bit 1 | | | | |
| R2 | 73 | red channel ADC output bit 2 | | | | |
| R3 | 74 | red channel ADC output bit 3 | | | | |
| R4 | 75 | red channel ADC output bit 4 | | | | |
| R5 | 76 | red channel ADC output bit 5 | | | | |
| R6 | 77 | red channel ADC output bit 6 | | | | |
| R7 | 78 | red channel ADC output bit 7 (MSB) | | | | |
| V _{CCOR} | 79 | red channel ADC output power supply | | | | |
| CKREFO | 80 | reference output clock | | | | |
| CKAO | 81 | PLL clock output 3 (in phase with reference output clock) | | | | |
| OGNDPLL | 82 | PLL digital ground | | | | |
| СКВО | 83 | PLL clock output 2 | | | | |
| CKADCO | 84 | PLL clock output 1 (in phase with internal ADC clock) | | | | |
| V _{CCO(PLL)} | 85 | PLL output power supply | | | | |
| DGND | 86 | digital ground | | | | |
| ŌĒ | 87 | output enable not (when $\overline{\text{OE}}$ is HIGH, the outputs are in high-impedance) | | | | |
| PWOFF | 88 | power off control input (IC is in power-down mode when this pin is HIGH) | | | | |
| CLP | 89 | clamp pulse input (clamp active HIGH) | | | | |
| HSYNC | 90 | horizontal synchronization input pulse | | | | |
| INV | 91 | PLL clock output inverter command input (invert when HIGH) | | | | |
| CKEXT | 92 | external clock input | | | | |
| COAST | 93 | PLL coast command input | | | | |
| CKREF | 94 | PLL reference clock input | | | | |
| V _{CCD} | 95 | digital power supply | | | | |
| AGNDPLL | 96 | PLL analog ground | | | | |
| СР | 97 | PLL filter input | | | | |
| CZ | 98 | PLL filter input | | | | |
| V _{CCAPLL} | 99 | PLL analog power supply | | | | |
| n.c. | 100 | not connected | | | | |

TDA8752



Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

FUNCTIONAL DESCRIPTION

This triple high-speed 8-bit ADC is designed to convert RGB signals, from a PC or work station, into data used by a LCD driver (pixel clock up to 160 MHz, using 2 ICs).

IC analog video inputs

The video inputs are internally DC polarized. These inputs are AC coupled externally.

Clamps

Three independent parallel clamping circuits are used to clamp the video input signals on the black level and to control the contrast level. The clamping code is programmable between code -63.5 and +64 in steps of 1/2LSB. The programming of the clamp value is achieved via an 8-bit DAC. Each clamp must be able to correct an offset from ± 0.1 V to ± 10 mV within 300 ns, and correct the total offset in 10 lines.

The clamps are controlled by an external TTL positive going pulse (pin CLP). The drop of the video signal is <1 LSB.

Normally, the circuit operates with a 0 code clamp, corresponding to the 0 ADC code. This clamp code can be changed from -63,5 to +64 as represented in Fig.6, in steps of 1/2LSB. The digitized video signal is always between code 0 and code 255 of the ADC.

Variable gain amplifier

Three independent variable gain amplifiers are used to provide, to each channel, a full-scale input range signal to the 8-bit ADC. The gain adjustment range is designed so that, for an input range varying from 0.4 to 1.2 V (p-p), the output signal corresponds to the ADC full-scale input of 1 V (p-p).

To ensure that the gain does not vary over the whole operating temperature range, an external reference of +2.5 V DC, (V_{ref} with a 100 ppm/°C maximum variation) supplied externally, is used to calibrate the gain at the beginning of each video line before the clamp pulse using the following principle:

A differential of 0.156 V (p-p) (${}^{1}_{16}V_{ref}$) reference signal is generated internally from the reference voltage (V_{ref}). During the synchronization part of the video line, the multiplexer, controlled by the TTL synchronization signal (HSYNCI, coming from HSYNC; see Fig.1) with a width equal to one of the video synchronization signals (e.g. signal coming from a synchronization separator), is switched between the two amplifiers.

The output of the multiplexer is either the normal video signal or the 0.156 V reference signal (during HSYNC).

The corresponding ADC outputs are then compared to a pre-set value loaded in a register. Depending on the result of the comparison, the gain of the variable gain amplifiers is adjusted (coarse gain control; see Figs 1 and 7). The three 7-bit registers receive data via a serial interface to enable the gain to be programmed.

The pre-set value loaded in the 7-bit register is chosen between approximately 67 codes to ensure the full-scale input range (see Fig.7).

A fine correction using three 5-bit DACs, also controlled via the serial interface, is used to finely tune the gain of the three channels (fine gain control; see Figs 1 and 8) and to compensate the channel-to-channel gain mismatch.

With a full scale ADC input, the resolution of the fine register corresponds to ½LSB peak-to-peak variation.

To use these gain controls correctly, it is recommended to fix the coarse gain (to have a full-scale ADC input signal) to within 4LSB and then adjust it with the fine gain. The gain is adjusted during HSYNC. During this time the output signal is not related to the amplified input signal. The outputs, when the coarse gain system is stable, is related to the programmed coarse code (see Fig.7).

ADCs

The ADCs are 8-bit with a maximum clock frequency of 80 Msps. The ADCs input range is 1 V (p-p) full-scale. One overflow bit exists per channel (ROR, GOR and BOR). It will be at logic 1 when the signal is over the full scale of the ADCs.

Pipeline delay in the ADCs is 1 clock cycle from sampling to data output.

The ADCs reference ladders regulators are integrated.

ADC outputs

ADC outputs are straight binary. An output enable pin (\overline{OE} ; active LOW) enables the output status between active and high-impedance (\overline{OE} = HIGH) to be switched; it is recommended to load the outputs with a 10 pF capacitive load. The timing must be checked very carefully if the capacitive load is more than 10 pF.

1997 Jun 04

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

Phase-locked loop

The ADCs are clocked either by an internal PLL locked to the CKREF clock, (all of the PLL is on-chip except the loop filter capacitance) or an external clock, CKEXT. Selection is performed via the serial interface bus.

The reference clock (CKREF) range is between 15 and 280 kHz. Consequently, the VCO minimum frequency is 12 MHz and the maximum frequency 80 MHz for the TDA8752/8 and 60 MHz for the TDA8752/6. The gain of the VCO part can be controlled via the serial interface, depending on the frequency range to which the PLL is locked.

To increase the bandwidth of the PLL, the charge pump current, controlled by the serial interface, must also be increased. The relationship between the bandwidth and the current is given by the following equation:

$$W_n = \sqrt{\frac{K_O I_P}{(C_z + C_P) N}}$$

Where:

W_n = the natural PLL bandwidth

 K_O = the VCO gain

N = the division number

 C_7 and C_P = capacitors of the PLL filter.

The other PLL equation is as follows:

$$W_z = \frac{1}{R \times C_z}$$
 and $\left(\xi = \frac{1}{2} \times \frac{W_n}{W_z}\right)$

Where:

W_z = the natural VCO frequency

R = the chosen resistance for the filter

 ξ = the damping factor.

Different resistances for the filter can be programmed via the serial interface.

It is possible to control (independently) the phase of the ADC clock and the phase of an additional clock output (which could be used to drive a second TDA8752). For this, two serial interface-controlled digital phase-shift controllers are included (controlled by 5-bit registers, phase shift controller steps are 11.25° each on the whole PLL frequency range).

CKREF is resynchronized, by the synchro block, on the CKAO clock. The output is CKREFO. CKAO is the clock at the output of the phase selector A. This clock can be used as the clocks for CKBO and CKADCO.

The COAST pin is used to disconnect the PLL phase frequency detector during the frame flyback or the unavailability of the CKREF signal. This signal can normally be derived from the VSYNC signal.

The clock output is able to drive an external 10 pF load (for the on-chip ADCs).


The PLL can be used in three different methods:

- The IC can be used as stand-alone with a sampling frequency of up to 80 MHz. For the TDA8752/8 and 60 MHz for the TDA8752/6.
- When an RGB signal is at a pixel frequency exceeding 80 MHz to 160 MHz, it is possible to follow one of the two possibilities given below;
 - a) Using one TDA8752; the sampling rate can be reduced by a factor of two, by sampling the even pixels in the even frame and the odd pixels in the odd frame. The INV pin is used to toggle between frames
 - b) Using two TDA8752s: the PLL of the master TDA8752 is used to drive both ADC clocks. The PLL of the slave TDA8752 is disconnected and the CKBO of the master TDA8752 is connected to pin CKEXT of the slave TDA8752. The CKADCO and CKBO phases are adjustable via the phase selector of the master TDA8752.

The master TDA8752 is used to sample the even pixels and the slaveTDA8752 for odd pixels, using a 180° phase shift between the clocks (CKADCO pins). To do this it is necessary to adjust phase A of the PLL master device to acquire the right even pixels. CKBO pin of the master device is then connected to CKEXT of the slave device. It is necessary to adjust the phase B of the PLL master device to acquire the right odd pixels (see Fig.5).

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752





I²C-bus and 3-wire serial bus interface


The I²C-bus and 3-wire serial buses control the status of the different control DACs and registers. Control pin DIS enables or disables the full serial interface function (disable at HIGH level). Four ICs can be used in the same system and programmed by the same bus. Therefore, two pins (ADD1 and ADD2) are available to set each address respectively, for use with the I²C-bus interface. All programming is described in Chapter "I²C-bus and 3-wire interfaces".

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752







TDA8752

I²C-BUS AND 3-WIRE INTERFACES

Register definitions

The configuration of the different registers is as follows:

Table 1 I²C-bus and 3-wire registers

| FUNCTION | | | 5 | SUBAD | DRES | S | | | BIT DEFINITION | | | | DEFAULT | | | | |
|------------------|----|----|----|-------|------|----|------------|----|----------------|---------|------|------|---------|------|-----|-----|-----------|
| NAME | A7 | A6 | A5 | A4 | А3 | A2 | A 1 | A0 | MSB | | | | | | | LSB | VALUE |
| SUBADDR | _ | _ | _ | _ | _ | _ | _ | _ | Х | Х | Х | Mode | Sa3 | Sa2 | Sa1 | Sa0 | xxx1 0000 |
| OFFSETR | Х | Х | Х | Х | 0 | 0 | 0 | 0 | Or7 | Or6 | Or5 | Or4 | Or3 | Or2 | Or1 | Or0 | 0111 1111 |
| COARSER | Х | Х | Х | Х | 0 | 0 | 0 | 1 | Х | Cr6 | Cr5 | Cr4 | Cr3 | Cr2 | Cr1 | Cr0 | x010 0000 |
| FINER | Х | Х | Х | Х | 0 | 0 | 1 | 0 | Х | Х | Х | Fr4 | Fr3 | Fr2 | Fr1 | Fr0 | xxx0 0000 |
| OFFSETG | Х | Х | Х | Х | 0 | 0 | 1 | 1 | Og7 | Og6 | Og5 | Og4 | Og3 | Og2 | Og1 | Og0 | 0111 1111 |
| COARSEG | Х | Х | Х | Х | 0 | 1 | 0 | 0 | Х | Cg6 | Cg5 | Cg4 | Cg3 | Cg2 | Cg1 | Cg0 | x010 0000 |
| FINEG | Х | Х | Х | Х | 0 | 1 | 0 | 1 | Х | Х | Х | Fg4 | Fg3 | Fg2 | Fg1 | Fg0 | xxx0 0000 |
| OFFSETB | Х | Х | Х | Х | 0 | 1 | 1 | 0 | Ob7 | Ob6 | Ob5 | Ob4 | Ob3 | Ob2 | Ob1 | Ob0 | 0111 1111 |
| COARSEB | Χ | Х | Х | Х | 0 | 1 | 1 | 1 | Х | Cb6 | Cb5 | Cb4 | Cb3 | Cb2 | Cb1 | Cb0 | x010 0000 |
| FINEB | Х | Х | Х | Х | 1 | 0 | 0 | 0 | Х | Х | Х | Fb4 | Fb3 | Fb2 | Fb1 | Fb0 | xxx0 0000 |
| CONTROL | Х | Х | Х | Х | 1 | 0 | 0 | 1 | V level | H level | edge | Up | Do | lp2 | lp1 | lp0 | 0000 0100 |
| VCO | Х | Х | Х | Х | 1 | 0 | 1 | 0 | Z2 | Z1 | Z0 | Vco1 | Vco0 | Di10 | Di9 | Di8 | 0110 0001 |
| DIVIDER (LSB) | Х | Х | Х | Х | 1 | 0 | 1 | 1 | Di7 | Di6 | Di5 | Di4 | Di3 | Di2 | Di1 | Di0 | 1001 0000 |
| PHASEA | Х | Х | Х | Х | 1 | 1 | 0 | 0 | Х | Х | Cka | Pa4 | Pa3 | Pa2 | Pa1 | Pa0 | xx00 0000 |
| PHASEB | Χ | Х | Х | Х | 1 | 1 | 0 | 1 | Х | Х | Ckb | Pb4 | Pb3 | Pb2 | Pb1 | Pb0 | xx00 0000 |

All the registers are defined by a subaddress of 8 bits; bit A4 refers to the mode which is used with the I2C-bus interface; bits Sa3 to Sa0 are the subaddress of each register.

The bit mode, used only with the I²C-bus, enables two modes to be programmed:

- If Mode = 0, each register is programmed independently by giving its subaddress and its content
- If Mode = 1, all the registers are programmed one after the other by giving this initial condition (xxx1 1111) as the subaddress state; thus, the registers are charged following the predefined sequence of 16 bytes (from subaddress 0000 to 1101).

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

OFFSET REGISTER

This register controls the clamp level for the RGB channels. The relationship between the programming code and the level of the clamp code is given in Table 2.

Table 2 Coding

| PROGRAMMED CODE | CLAMP CODE | ADC OUTPUT |
|-----------------|--------------|------------|
| 0 | -63.5 | underflow |
| 1 | -63 | |
| 2 | -62.5 | |
| \ | \downarrow | |
| 127 | 0 | 0 |
| \ | \ | \ |
| 254 | 63.5 | 63 or 64 |
| 255 | 64 | 64 |

The default programmed value is:

- Programmed code = 127
- Clamp code = 0
- ADC output = 0.

COARSE AND FINE REGISTERS

These two registers enable the gain control, the AGC gain with the coarse register and the reference voltage with the fine register. The coarse register programming equation is as follows:

$$GAIN = \frac{N_{COARSE} + 1}{V_{ref} \left(1 - \frac{N_{FINE}}{32 \times 16}\right)} \times \frac{1}{16} =$$

$$\frac{N_{\text{COARSE}} + 1}{V_{\text{ref}} (512 - N_{\text{FINE}})} \times 32$$

Where: $V_{ref} = 2.5 \text{ V}$.

The gain correspondence is given in Table 3. The gain is linear with reference to the programming code ($N_{\text{FINE}} = 0$).

Table 3 Gain correspondence (COARSE)

| N _{COARSE} | GAIN | V _i TO BE FULL-SCALE |
|---------------------|-------|------------------------------------|
| 32 | 0.825 | 1.212 |
| 99 | 2.5 | 0.4 |

The default programmed value is as follows:

- N_{COARSE} = 32
- Gain = 0.825
- V_i to be full-scale = 1.212.

To modulate this gain, the fine register is programmed using the above equation. With a full-scale ADC input, the fine register resolution is a $\frac{1}{2}$ LSB peak-to-peak (see Table 4 for N_{COARSE} = 32).

Table 4 Gain correspondence (FINE)

| N _{FINE} | GAIN | V _i TO BE FULL-SCALE |
|-------------------|-------|------------------------------------|
| 0 | 0.825 | 1.212 |
| 31 | 0.878 | 1.139 |

The default programmed value is: $N_{FINE} = 0$.

CONTROL REGISTER

Coast and HSYNC signals can be inverted by setting the I^2C -bus control bits V level and H level respectively. When V level and H level are set to zero respectively, COAST and HSYNC are active HIGH.

The bit 'edge' defines the rising or falling edge of CKREF to synchronise the PLL. It will be on the rising edge if the bit is at logic 0 and on the falling edge if the bit is at logic 1.

The bits Up and Do are used for the test, to force the charge pump current. These bits have to be logic 0 during normal use.

The bits Ip0, Ip1 and Ip2 control the charge pump current, to increase the bandwidth of the PLL, as shown in Table 5.

1997 Jun 04

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

Table 5 Charge-pump current control

| lp2 | lp1 | lp0 | CURRENT (μA) |
|-----|-----|-----|-----------------|
| 0 | 0 | 0 | 6.25 |
| 0 | 0 | 1 | 12.5 |
| 0 | 1 | 0 | 25 |
| 0 | 1 | 1 | 50 |
| 1 | 0 | 0 | 100 |
| 1 | 0 | 1 | 200 |
| 1 | 1 | 0 | 400 |
| 1 | 1 | 1 | 700 |

The default programmed value is as follows:

- Charge pump current = 100 μA
- Test bits: no test mode: bits Up and Do at logic 0
- Rising edge of CKREF: bit edge at logic 0
- COAST and HSYNC inputs are active HIGH: V level and H level at logic 0.

VCO REGISTER

The bits Z2, Z1 and Z0 enable the internal resistance for the VCO filter to be selected.

Table 6 VCO register bits

| Z2 | Z 1 | Z 0 | RESISTANCE (k Ω) |
|----|------------|------------|--------------------------|
| 0 | 0 | 0 | high impedance |
| 0 | 0 | 1 | 128 |
| 0 | 1 | 0 | 32 |
| 0 | 1 | 1 | 16 |
| 1 | 0 | 0 | 8 |
| 1 | 0 | 1 | 4 |
| 1 | 1 | 0 | 2 |
| 1 | 1 | 1 | 1 |

Table 7 VCO gain control

| V _{CO1} | V _{CO0} | VCO gain (MHz/V) | FREQUENCY RANGE (MHz) |
|------------------|------------------|---------------------|--------------------------|
| 0 | 0 | 15 | 2.5 to 25 |
| 0 | 1 | 30 | 5 to 50 |
| 1 | 0 | 60 | 8 to 80 |
| 1 | 1 | 100 | 15 to 150 |

The bits V_{CO1} and V_{CO0} control the VCO gain.

The default programmed value is as follows:

- Internal resistance = 16 k Ω
- VCO gain = 15 MHz/V.

DIVIDER REGISTER

This register controls the PLL frequency. The bits are the LSB bits.

The default programmed value including the divide-by-2 is: 001 1001 0000 = 800 (binary)

The MSB bits (Di10, Di9 and Di8) have to be programmed before the LSB bits (Di7 to Di0) to have the required divider ratio.

PHASEA AND PHASEB REGISTERS

The bit Cka is logic 0 when the used clock is the PLL clock, and logic 1 when the used clock is the external clock.

The bit Ckb is logic 0 when the second clock is not used.

The bits Pa4 to Pa0 and Pb4 to Pb0 are used to program the phase shift for the clock, CKADCO, CKAO and CKBO (see Table 8).

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

Table 8 Phase registers bits

| Pa4, Pb4 | Pa3, Pb3 | Pa2, Pb2 | Pa1, Pb1 | Pa0, Pb0 | PHASE SHIFT (°) |
|----------|----------|----------|----------|----------|-----------------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 11.25 |
| \ | \ | \ | \ | \ | \ |
| \ | <u> </u> | \ | \ | \ | \ |
| 1 | 1 | 1 | 1 | 0 | 337.5 |
| 1 | 1 | 1 | 1 | 1 | 348.75 |

The default programmed value is as follows:

- No external clock: CKA at logic 0
- No use of the second clock: CKA at logic 0
- Phase shift for CKAO and CKADCO = 0°
- Phase shift for CKBO = 0°.

I2C-bus protocol

Table 9 I2C-bus address

| A7 | A6 | A5 | A4 | А3 | A2 | A 1 | A0 |
|----|----|----|----|----|------|------------|----|
| 1 | 0 | 0 | 1 | 1 | ADD2 | ADD1 | 0 |

The I²C-bus address of the circuit is 10011 xx0.

Bits A2 and A1 are fixed by the potential on pins ADD1 and ADD2. Thus, four TDA8752s can be used on the same system, using the addresses for ADD1 and ADD2 with the I²C-bus. The A0 bit must always be equal to logic 0 because it is not possible to read the data in the register. The timing and protocol for the I²C-bus are standard. Two sequences are available, see Tables 10 and 11.

Table 10 Address sequence for mode 0

| S | IC ADDRESS | ACK | SUBADDRESS | ACK | DATA | ACK | SUBADDRESS | ACK | Р |
|---|------------|-----|------------|-----|---------------|-----|------------|-----|-------|
| | | | REGISTER1 | | REGISTER1 | | REGISTER2 | | |
| | | | | | (see Table 1) | | | | |

Where: S = START condition, ACK = acknowledge and P = STOP condition.

Table 11 Address sequence for mode 1

| S | IC ADDRESS | ACK | SUBADDRESS | ACK | DATA | ACK | DATA | ACK | Р |
|---|------------|-----|------------|-----|---------------|-----|-----------|-----|-------|
| | | | xxx1 1111 | | REGISTER1 | | REGISTER2 | | |
| | | | | | (see Table 1) | | | | |


Where: S = START condition, ACK = acknowledge and P = STOP condition.

Triple high speed Converter (ADC)

Analog-to-Digita

TDA8752

Using the 3-wire interface, an indefinite number of ICs can operate on the same system. Pin SEN is used to validate the circuits.



Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|---------------------|--|--------------------|------|------|------|
| V _{CCA} | analog supply voltage | | -0.3 | +7.0 | V |
| V _{CCD} | digital supply voltage | | -0.3 | +7.0 | ٧ |
| V_{DDD} | logic input voltage | | -0.3 | +7.0 | V |
| V _{CCO} | output stages supply voltage | | -0.3 | +7.0 | V |
| ΔV_{CC} | supply voltage differences | | | | |
| | V _{CCA} – V _{CCD} | | -1.0 | +1.0 | V |
| | $V_{CCO} - V_{CCD}, V_{CCO} - V_{DDD}$ | | -1.0 | +1.0 | V |
| | $V_{CCA} - V_{DDD}, V_{CCD} - V_{DDD}$ | | -1.0 | +1.0 | V |
| | V _{CCA} – V _{CCO} | | -1.0 | +1.0 | V |
| V _{i(RGB)} | RGB input voltage range | referenced to AGND | -0.3 | +7.0 | V |
| Io | output current | | _ | 10 | mA |
| T _{stg} | storage temperature | | -55 | +150 | °C |
| T _{amb} | operating ambient temperature | | 0 | 70 | °C |
| Tj | junction temperature | | _ | 150 | °C |

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
|---------------------|---|-------------|-------|------|
| R _{th j-a} | thermal resistance from junction to ambient | in free air | 52 | K/W |

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

CHARACTERISTICS

 $V_{CCA} = V11 \ (\text{or V19}, \ V27 \ \text{or V99}) \ \text{referenced to AGND (V13, V21, V29 \ \text{or V96}} = 4.75 \ \text{to } 5.25 \ \text{V}; \ V_{CCD} = \text{V95} \ \text{referenced to DGND (V86)} = 4.75 \ \text{to } 5.25 \ \text{V}; \ V_{DDD} = \text{V40 referenced to V}_{SSD} \ (\text{V41}) = 4.75 \ \text{to } 5.25 \ \text{V}; \ V_{CCO} = \text{V59} \ (\text{or V69, V79 or V85}) \ \text{referenced to OGND (V48, V60, V70 or V82)} = 4.75 \ \text{to } 5.25 \ \text{V}; \ \text{AGND, DGND, OGND and V}_{SSD} \ \text{shorted together.} \ T_{amb} = 0 \ \text{to } 70 \ ^{\circ}\text{C}; \ \text{typical values measured at V}_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5 \ \text{V} \ \text{and T}_{amb} = 25 \ ^{\circ}\text{C}, \ \text{unless otherwise specified.}$

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------------|---|--|-------|-------|-------|------|
| Supplies | | | | -!- | 1 | ! |
| V _{CCA} | analog supply voltage | | 4.75 | 5.0 | 5.25 | V |
| V _{CCD} | digital supply voltage | | 4.75 | 5.0 | 5.25 | V |
| V_{DDD} | logic supply voltage | | 4.75 | 5.0 | 5.25 | V |
| V _{CCO} | output stages supply voltage | | 4.75 | 5.0 | 5.25 | V |
| I _{CCA} | analog supply current | | 1- | 120 | - | mA |
| I _{DDD} | logic supply current | for I ² C-bus and 3-wire | - | 1.0 | _ | mA |
| I _{CCD} | digital supply current | | - | 40 | _ | mA |
| I _{CCO} | output stages supply current | ramp input; f _{CLK} = 80 MHz | - | 6 | _ | mA |
| I _{CCO(PLL)} | output PLL supply current | | - | 5 | _ | mA |
| I _{CCA(PLL)} | analog PLL supply current | | - | 28 | _ | mA |
| ΔV_{CC} | supply voltage differences | | | | | |
| | V _{CCA} -V _{CCD} | | -0.25 | _ | +0.25 | V |
| | $V_{CCO} - V_{CCD}, V_{CCO} - V_{DDD}$ | | -0.25 | _ | +0.25 | V |
| | $V_{CCA} - V_{DDD}, V_{CCD} - V_{DDD}$ | | -0.25 | _ | +0.25 | V |
| | V _{CCA} – V _{CCO} | | -0.25 | _ | +0.25 | V |
| P _{tot} | total power consumption | ramp input; f _{CLK} = 80 MHz | - | 1.0 | _ | W |
| P _{off} | power consumption in power-off mode | | _ | 87 | _ | mW |
| R, G and B a | amplifiers | | | | | |
| В | bandwidth | -3 dB; $T_{amb} = 25$ °C | 250 | _ | _ | MHz |
| t _{set} | settling time of the block ADC plus AGC | full-scale (black-to-white) transition; input signal settling time < 1 ns; 1 to 99%; T _{amb} = 25 °C | - | 4.5 | 6 | ns |
| G _{COARSE} | coarse gain range | V _{ref} = 2.5 V; minimum coarse gain register; code = 32; (see Fig.6) | _ | -1.67 | _ | dB |
| | | maximum coarse gain register; code = 99; (see Fig.6) | _ | 8 | _ | dB |
| G _{FINE} | fine gain correction range | fine register input code = 0; (see Fig.7) | _ | 0 | _ | dB |
| | | fine register input code = 31; (see Fig.7) | _ | -0.5 | _ | dB |

TDA8752

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------------|---|--|-----------|-------|------|--------|
| $\Delta G_{amp}/T$ | amplifier gain stability as a function of temperature | V _{ref} = 2.5 V with 100 ppm/°C maximum variation | _ | _ | 200 | ppm/°C |
| I _{GC} | gain current | | _ | ±20 | _ | μΑ |
| t _{stab} | amplifier gain adjustment speed | HSYNC active; capacitors on pins 8, 16 and 24 = 22 nF | _ | 25 | _ | mdB/μs |
| $V_{i(p-p)}$ | input voltage range (peak-to-peak value) | corresponding to full-scale output | 0.4 | _ | 1.2 | V |
| $t_{r(Vi)}$ | input voltage rise time | f _i = 80 MHz; square wave | _ | _ | 1 | ns |
| $t_{f(Vi)}$ | input voltage fall time | f _i = 80 MHz; square wave | _ | _ | 1 | ns |
| G _{E(rms)} | channel-to-channel gain matching (RMS value) | maximum coarse gain; T _{amb} = 25 °C | - | 1 | - | % |
| | | minimum coarse gain; T _{amb} = 25 °C | _ | 2 | _ | % |
| Clamps | | | | | | |
| P _{CLP} | precision | black level noise on RGB channels = 10 mV (max.) (RMS value); T _{amb} = 25 °C | -1 | - | +1 | LSB |
| t _{COR1} | clamp correction time to within ±10 mV | ±100 mV black level input variation | _ | _ | 300 | ns |
| t _{COR2} | clamp correction time to less than 1 LSB | ±100 mV black level input variation | _ | _ | 10 | lines |
| t _{W(CLP)} | clamp pulse width | | 500 | _ | 2000 | ns |
| CLP _E | channel-to-channel clamp matching | | -1 | _ | +1 | LSB |
| A _{off} | code clamp reference | clamp register input code = 0 | _ | -63.5 | - | LSB |
| | | clamp register input code = 255 | _ | 64 | _ | LSB |
| Phase-locke | d loop | | | | | |
| jPLL(rms) | long term PLL jitter | f _{CLK} = 60 MHz | - | 450 | _ | ps |
| | (RMS value) | f _{CLK} = 80 MHz | _ | 250 | _ | ps |
| DR | divider ratio | without divide-by-2 | 15 | _ | 2047 | |
| f _{ref} | reference clock frequency range | | 15 | _ | 280 | kHz |
| f _{PLL} | output clock frequency range | | 12 | _ | 80 | MHz |
| t _{COASTmax} | maximum coast mode time | | _ | _ | 40 | lines |
| t _{recap} | PLL recapture time | when coast mode is aborted | _ | 3 | _ | lines |
| t _{cap} | PLL capture time | in start-up conditions | _ | _ | 5 | ms |
| Φ_{step} | phase shift step | T _{amb} = 25 °C | _ | 11.25 | _ | deg |

TDA8752

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-------------------------------|---|--|------|------|------|------|
| ADCs | | | - | ' | • | ' |
| f _s | maximum sampling frequency | TDA8752/6 | 60 | _ | _ | MHz |
| | | TDA8752/8 | 80 | _ | _ | MHz |
| INL | DC integral non linearity | from IC analog input to digital output; ramp input; $f_{CLK} = 80 \text{ MHz}$ | _ | ±0.5 | tbf | LSB |
| DNL | DC differential non linearity | from IC analog input to digital output; ramp input; f _{CLK} = 80 MHz | _ | ±0.5 | tbf | LSB |
| ENOB effective number of bits | | from IC analog input to digital output; 10 kHz sine wave input; ramp input; f _{CLK} = 80 MHz; note 1 | _ | 7.4 | _ | bits |
| Signal-to-no | oise ratio | | | | | |
| S/N | signal-to-noise ratio | maximum gain; f _{CLK} = 80 MHz | _ | tbf | - | dB |
| | | minimum gain; f _{CLK} = 80 MHz | _ | tbf | _ | dB |
| Spurious fre | ee dynamic range | | | | | |
| SFDR | spurious free dynamic range | maximum gain; f _{CLK} = 80 MHz | _ | tbf | _ | dB |
| | | minimum gain; f _{CLK} = 80 MHz | _ | tbf | _ | dB |
| Clock timing | g output (CKADCO, CKBO and 0 | CKAO) | | | | |
| η _{ext} | ADC clock duty cycle | 80 MHz output | 45 | 50 | 55 | % |
| f _{CLK(max)} | maximum clock frequency | | 80 | _ | _ | MHz |
| Clock timing | g input (CKEXT) | | • | • | • | |
| f _{CLK(max)} | maximum clock frequency | | 80 | _ | _ | MHz |
| t _{CPH} | clock pulse width HIGH | | 5.7 | _ | _ | ns |
| t _{CPL} | clock pulse width LOW | | 5.7 | _ | _ | ns |
| Data timing | (see Fig.10); f _{CLK} = 80 MHz; C _L = | = 10 pF ; note 2 | ' | ' | • | ' |
| t _{s(d)} | sampling delay time | referenced to CKADCO | _ | -6 | _ | ns |
| t _{o(d)} | output delay time | | _ | 6.5 | tbf | ns |
| t _{o(h)} | output hold time | | _ | 3.5 | tbf | ns |
| 3-state outp | ut delay time; (see Fig.11) | 1 | 1 | -1 | 1 | 1 |
| t _{dZH} | output enable HIGH | | _ | tbf | _ | ns |
| t _{dZL} | output enable LOW | | _ | tbf | _ | ns |
| t _{dHZ} | output disable HIGH | | _ | tbf | _ | ns |
| t_{dLZ} | output disable LOW | | _ | tbf | _ | ns |

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------------------|---|--------------------------------|----------|------|------|------|
| TTL outputs; | ADC data outputs and PLL cl | ock output | | • | • | • |
| V _{OL} | LOW level output voltage | I _o = 1 mA | _ | _ | 0.8 | V |
| V _{OH} | HIGH level output voltage | $I_0 = -1 \text{ mA}$ | 2.4 | _ | _ | V |
| I _{OL} | LOW level output current | V _{OL} = 0.4 V | | tbf | _ | mA |
| I _{OH} | HIGH level output current | V _{OH} = 2.7 V | _ | tbf | _ | mA |
| TTL digital in | puts (CKREF, COAST, CKEXT, | INV, HSYNC and CLP) | I | 1 | 1 | 1 |
| V _{IL} | LOW level input voltage | | _ | _ | 0.8 | V |
| V _{IH} | HIGH level input voltage | | 2.0 | _ | _ | V |
| I _{IL} | LOW level input current | V _{IL} = 0.4 V | 400 | _ | _ | μА |
| I _{IH} | HIGH level input current | V _{IH} = 2.7 V | _ | _ | 100 | μΑ |
| Z _i | input impedance | | _ | 4 | _ | kΩ |
| Ci | input capacitance | | _ | 4.5 | _ | pF |
| 3-wire serial | bus | | | -1 | | 1 |
| t _{reset} | reset time of the chip before 3-wire communication | | - | 600 | - | ns |
| t _{su} | data set-up time | | _ | 100 | _ | ns |
| t _h | data hold time | | _ | 100 | _ | ns |
| I ² C-bus; (see | note 3) | | · | | | • |
| f _{SCL} | clock frequency | | 0 | _ | 100 | kHz |
| t _{BUF} | time the bus must be free before new transmission can start | | 4.7 | _ | - | μѕ |
| t _{HD;STA} | start condition hold time | | 4.0 | _ | _ | μs |
| t _{SU;STA} | start condition set-up time | repeated start | 4.7 | _ | _ | μs |
| t _{CKL} | LOW level clock period | | 4.7 | _ | _ | μs |
| t _{CKH} | HIGH level clock period | | 4.0 | _ | _ | μs |
| t _{SU;DAT} | data set-up time | | 250 | _ | _ | ns |
| t _{HD;DAT} | data hold time | | tbf | _ | _ | ns |
| t _r | SDA and SCL rise time | for f _{SCL} = 100 kHz | _ | _ | 1.0 | μs |
| t _f | SDA and SCL fall time | for f _{SCL} = 100 kHz | _ | _ | 300 | ns |
| t _{SU;STOP} | stop condition set-up time | | 4.0 | _ | _ | μs |
| C _{L(bus)} | capacitive load for each bus line | | - | _ | 400 | pF |

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

Notes to the characteristics

- Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8 K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half clock frequency (NYQUIST frequency). Conversion-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
- Output data acquisition is available after the maximum delay time t_d, which is the time during which the data is available. All the timings are given for a 10 pF capacitive load. A higher load can be used but the timing must then be rechecked.
- 3. The I²C-bus timings are given for a frequency of 100 kbit/s (100 kHz). This bus can be used at a frequency of 400 kbit/s (400 kHz).



Triple high speed Analog-to-Digital Converter (ADC)

TDA8752





Table 12 Test conditions for Fig.11

| TEST | SWITCH S1 |
|------------------|------------------|
| t _{dLZ} | V _{CCD} |
| t _{dZl} | V _{CCD} |
| t _{dHZ} | GND |
| t _{dZH} | GND |

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

APPLICATION INFORMATION




TDA8752

PACKAGE OUTLINE

QFP100: plastic quad flat package; 100 leads (lead length 1.95 mm); body 14 x 20 x 2.8 mm

SOT317-2



| | • | | | • | | | | | | | | | | | | | | | | |
|------|-----------|----------------|----------------|----------------|--------------|--------------|------------------|------------------|------|----------------|--------------|------|------------|------------|-----|------|-----|-------------------------------|-------------------------------|----------|
| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | H _D | HE | L | Lp | Q | v | w | у | Z _D ⁽¹⁾ | Z _E ⁽¹⁾ | θ |
| mm | 3.20 | 0.25 0.05 | 2.90 2.65 | 0.25 | 0.40 0.25 | 0.25 0.14 | 20.1 19.9 | 14.1 13.9 | 0.65 | 24.2 23.6 | 18.2 17.6 | 1.95 | 1.0 0.6 | 1.4 1.2 | 0.2 | 0.15 | 0.1 | 0.8 0.4 | 1.0 0.6 | 7° 0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| | OUTLINE VERSION | REFERENCES | | | | EUROPEAN | ISSUE DATE |
|--|--------------------|------------|-------|------|--|------------|---------------------------------|
| | | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE |
| | SOT317-2 | | | | | | 92-11-17 95-02-04 |

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 $^{\circ}$ C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

Triple high speed Analog-to-Digital Converter (ADC)

TDA8752

DEFINITIONS

| Data sheet status | | | | | |
|---------------------------|--|--|--|--|--|
| Objective specification | This data sheet contains target or goal specifications for product development. | | | | |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. | | | | |
| Product specification | This data sheet contains final product specifications. | | | | |
| Short-form specification | The data in this specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. | | | | |

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

TDA8752

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr 6 A-1101 WIEN P.O. Box 213

Tel. +43 1 60 101. Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG,

Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920

France: 4 Rue du Port-aux-Vins. BP317. 92156 SURESNES Cedex.

Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain Romania: see Italy

Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,

Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22 08007 BARCELONA Tel. +34 3 301 6312. Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,

TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.

209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,

Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves. MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381

Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1997

SCA54

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

547047/1200/03/pp32

Date of release: 1997 Jun 04

Document order number: 9397 750 02265

Let's make things better.





