74F193

#### FEATURES

- Synchronous reversible 4-bit counting
- Asynchronous parallel load capability
- Asynchronous reset (clear)
- Cascadable without external logic

### DESCRIPTION

The 74F193 is a 4-bit synchronous up/down counter in the binary mode. Separate up/down clocks,  $CP_U$  and  $CP_D$  respectively, simplify operation. The outputs change state synchronously with the Low-to-High transition of either clock input. If the  $CP_U$  clock is pulsed while  $CP_D$  is held High, the device will count up. If  $CP_D$  clock is pulsed while  $CP_U$  is held High, the device will count down. The device can be cleared at any time by the asynchronous reset pin. It may also be loaded in parallel by activating the asynchronous parallel load pin.

Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, asynchronous preset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a Low-to-High transition on the  $\mathsf{CP}_\mathsf{D}$  input will decrease the count by one, while a similar transition on the  $\mathsf{CP}_\mathsf{U}$  input will advance the count by one.

One clock should be held High while counting with the other, because the circuit will either count by twos or not at all, depending on the state of the first JK flip-flop, which cannot toggle as long as either clock input is Low. Applications requiring reversible operation must make the reversing decision while the activating clock is High to avoid erroneous counts.

The Terminal Count Up (TC<sub>U</sub>) and Terminal Count Down (TC<sub>D</sub>) outputs are normally High. When the circuit has reached the maximum count state of 15, the next High-to-Low transition of CP<sub>U</sub> will cause  $\overline{TC}_U$  to go Low.  $\overline{TC}_U$  will stay Low until CP<sub>U</sub> goes High again, duplicating the count up clock, although delayed by two gate delays. Likewise, the  $\overline{TC}_D$  output will go Low when the circuit is in the zero state and the CP<sub>D</sub> goes Low. The  $\overline{TC}$  outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

Multistage counters will not be fully synchronous since there is a two-gate delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel Data inputs (D0 - D3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs when the Parallel Load ( $\overline{PL}$ ) input is Low. A High level on the Master Reset (MR) input will disable the parallel load gates, override both clock inputs, and set all Q outputs Low. If one of the clock inputs is Low during and after a reset or load operation, the next Low-to-High transition of the clock will be interpreted as a legitimate signal and will be counted.

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F193	125MHz	32mA

#### **ORDERING INFORMATION**

DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5V ±10%, T <sub>amb</sub> = 0°C to +70°C
16-pin plastic DIP	N74F193N
16-pin plastic SO	N74F193D

### **PIN CONFIGURATION**



PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 - D3	Data inputs	1.0/1.0	20µA/0.6mA
CPU	Count up clock input (active rising edge)	1.0/3.0	20µA/1.8mA
CPD	Count down clock input (active rising edge)	1.0/3.0	20µA/1.8mA
PL	Asynchronous parallel load control input (active Low)	1.0/1.0	20µA/0.6mA
MR	Asynchronous master reset input	1.0/1.0	20µA/0.6mA
Q0 - Q3	Flip-flop outputs	50/33	1.0mA/20mA
TCU	Terminal count up (carry) output (active Low)	50/33	1.0mA/20mA
TCD	Terminal count down (borrow) output (active Low)	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.

## 74F193

### LOGIC SYMBOL



### STATE DIAGRAM



### LOGIC SYMBOL (IEEE/IEC)



#### 1995 Jul 17

### LOGIC DIAGRAM



### **FUNCTION TABLE**

	INPUTS					_	OUTPUTS					OPERATING		
MR	PL	CPU	CPD	D0	D1	D2	D3	Q0	Q1	Q2	Q3	TCU	TCD	MODE
н	х	Х	L	Х	Х	Х	Х	L	L	L	L	н	L	Reset (clear)
Н	Х	Х	Н	Х	Х	Х	Х	L	L	L	L	Н	Н	
L	L	Х	L	L	L	L	L	L	L	L	L	н	L	
L	L	Х	Н	L	L	L	L	L	L	L	L	н	Н	Parallel load
L	L	L	Х	Н	Н	н	н	Н	Н	Н	Н	L	Н	
L	L	н	Х	Н	Н	н	н	Н	Н	Н	Н	н	Н	
L	Н	$\uparrow$	Н	Х	Х	Х	Х		Cou	nt up		H <sup>1</sup>	Н	Count up
L	Н	Н	$\uparrow$	Х	Х	Х	Х	Count down			Н	H <sup>2</sup>	Count down	
	1 1/								INTER					

H = High voltage level L = Low voltage level

X ↑ = Don't care

= Low-to-High clock transition

NOTES:

1.  $\overline{TC}_U = \overline{CP}_U$  at terminal count up (HHHH) 2.  $\overline{TC}_D = \overline{CP}_D$  at terminal count down (LLLL)

74F193

#### ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5.0	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	–0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature	-65 to +150	°C

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	DADAMETED		LINUT		
	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free-air temperature range	0		+70	°C

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMPOL	PARAMETER							
STNIBOL			TEST CONDITION	MIN	TYP <sup>2</sup>	MAX	UNIT	
Maria			$V_{CC} = MIN, V_{II} = MAX, \pm 10\% V_{C}$		2.5			V
∨он	nigh-level output voltage		$I_{OH} = MAX, V_{IH} = MIN$	$\pm 5\%V_{CC}$	2.7	3.4		V
V	OL Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>II</sub> = MAX,	$\pm 10\% V_{CC}$		0.35	0.50	V
VOL			$I_{OL} = MAX, V_{IH} = MIN$	$\pm 5\%V_{CC}$		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V	
l <sub>l</sub>	Input current at maximum input voltage		$V_{CC} = MAX, V_I = 7.0V$				100	μΑ
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μA
۱ <sub>L</sub>	Low-level input	$CP_U, CP_D$	$V_{} = MAX_{-} V_{} = 0.5 V_{}$				-1.8	mA
	current	Others	$v_{\rm CC} =  v AX, v  = 0.5v$				-0.6	mA
I <sub>OS</sub>	Short-circuit output curren	t <sup>3</sup>	V <sub>CC</sub> = MAX		-60		-150	mA
Icc	Supply current (total) <sup>4</sup>		V <sub>CC</sub> = MAX			32	50	mA

#### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ . 3. Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

4. Measure I<sub>CC</sub> with parallel load and Master reset inputs grounded, all other inputs at 4.5V and all outputs open.

74F193

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>2</sub> V C <sub>L</sub> = 5	amb = +25° <sub>CC</sub> = +5.0 i0pF, R <sub>L</sub> =	C V 500Ω	T <sub>amb</sub> = 0°0 V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	ТҮР	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	125		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $CP_U$ or $\overline{TC}_D$ or $\overline{TC}_D$	Waveform 2	2.5 3.0	5.5 5.0	8.5 8.0	2.5 3.0	9.0 9.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP <sub>U</sub> or CP <sub>D</sub> to Qn	Waveform 1	2.5 5.0	5.5 8.5	8.5 12.0	2.5 5.0	9.0 13.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay D <sub>n</sub> to Qn	Waveform 4	2.0 6.0	4.0 9.5	7.0 13.5	1.5 6.0	8.0 15.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay PL to Qn	Waveform 3	4.5 5.5	6.5 8.5	10.0 12.0	4.0 5.0	11.0 13.0	ns ns
t <sub>PHL</sub>	Propagation delay MR to Qn	Waveform 5	5.0	7.5	11.0	5.0	12.0	ns
t <sub>PLH</sub>	Propagation delay MR to TC <sub>U</sub>	Waveform 5	6.0	8.5	12.0	5.5	13.0	ns
t <sub>PHL</sub>	Propagation delay MR to TC <sub>D</sub>	Waveform 5	5.0	7.5	11.0	5.0	12.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{PL}$ to $\overline{TC}_U$ or $\overline{TC}_D$	Waveform 3	6.0 6.0	9.5 9.0	13.5 12.0	6.0 6.0	15.0 13.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to $\overline{TC}_U$ or $\overline{TC}_D$	Waveform 4	5.5 4.5	9.0 8.5	13.0 12.5	5.0 4.5	14.0 13.5	ns ns

### AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>a</sub> V C <sub>L</sub> = 5	amb = +25° ′ <sub>CC</sub> = +5.0 50pF, R <sub>L</sub> =	C V 500Ω	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low Dn to PL	Waveform 6	4.5 4.5			5.0 5.0		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to PL	Waveform 6	2.0 2.0			2.0 2.0		ns ns
t <sub>w</sub> (L)	PL Pulse width Low	Waveform 3	6.0			6.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	$CP_U$ or $CP_D$ Pulse width High or Low	Waveform 1	3.5 5.0			3.5 5.0		ns ns
t <sub>w</sub> (L)	$CP_U$ or $CP_D$ Pulse width Low (Change of direction)	Waveform 1	10.0			10.0		ns
t <sub>w</sub> (H)	MR Pulse width High	Waveform 5	6.0			6.0		ns
t <sub>rec</sub>	Recovery time, PL to CP <sub>U</sub> or CP <sub>D</sub>	Waveform 3	6.0			6.0		ns
t <sub>rec</sub>	Recovery time MR to $CP_U$ or $CP_D$	Waveform 5	4.0			4.0		ns

74F193

#### AC WAVEFORMS

For all waveforms Vm = 1.5V











Waveform 5. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 2. Propagation Delay, Clock to Terminal Count



Waveform 4. Propagation Delay, Data to Flip-Flop Outputs, Terminal Count Up and Down Outputs



Waveform 6. Data Setup and Hold Times

1995 Jul 17

## Up/down binary counter with separate up/down clocks

74F193

Timing Diagram (Typical clear, load, and count sequence)



### **Binary Counter**

## **TEST CIRCUIT AND WAVEFORMS**



7