
- Designed for Complementary Use with TIP105, TIP106 and TIP107
- 80 W at 25°C Case Temperature
- 8 A Continuous Collector Current
- Maximum V_{CE(sat)} of 2.5 V at I_C = 8 A

TO-220 PACKAGE (TOP VIEW)



Pin 2 is in electrical contact with the mounting base.

MDTRACA

absolute maximum ratings at 25°C case temperature (unless otherwise noted)

RATING			VALUE	UNIT	
	TIP100		60		
Collector-base voltage (I _E = 0)	TIP101	V_{CBO}	80	V	
	TIP102		100		
	TIP100		60		
Collector-emitter voltage (I _B = 0)	TIP101	V _{CEO}	80	V	
	TIP102		100		
Emitter-base voltage	V _{EBO}	5	V		
Continuous collector current			8	Α	
Peak collector current (see Note 1)			15	Α	
Continuous base current	I _B	1	Α		
Continuous device dissipation at (or below) 25°C case temperature (see Note 2)	P _{tot}	80	W		
Continuous device dissipation at (or below) 25°C free air temperature (see Note 3)			2	W	
Unclamped inductive load energy (see Note 4)	½Ll _C ²	10	mJ		
Operating junction temperature range	T _j	-65 to +150	°C		
Storage temperature range	T _{stg}	-65 to +150	°C		
Lead temperature 3.2 mm from case for 10 seconds			260	°C	

NOTES: 1. This value applies for $t_p \le 0.3$ ms, duty cycle $\le 10\%$.

- 2. Derate linearly to 150°C case temperature at the rate of 0.64 W/°C.
- 3. Derate linearly to 150°C free air temperature at the rate of 16 mW/°C.
- 4. This rating is based on the capability of the transistor to operate safely in a circuit of: L = 20 mH, $I_{B(on)}$ = 5 mA, R_{BE} = 100 Ω , $V_{BE(off)}$ = 0, R_S = 0.1 Ω , V_{CC} = 20 V.

TIP100, TIP101, TIP102 NPN SILICON POWER DARLINGTONS

AUGUST 1978 - REVISED MARCH 1997

electrical characteristics at 25°C case temperature

PARAMETER			TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
	Collector-emitter			TIP100	60			
V _{(BR)CEO}	breakdown voltage	$I_C = 30 \text{ mA}$	$I_B = 0$	TIP101	80			V
bieakdowii voitage	(see Note 5)		TIP102	100				
	Collector-emitter	$V_{CE} = 30 \text{ V}$	$I_B = 0$	TIP100			50	
I _{CEO}	cut-off current	$V_{CE} = 40 \text{ V}$	$I_B = 0$	TIP101			50	μΑ
Cut-off current	$V_{CE} = 50 V$	$I_B = 0$	TIP102			50		
	Collector cut-off	$V_{CB} = 60 \text{ V}$	I _E = 0	TIP100			50	
I _{CBO}	current	$V_{CB} = 80 \text{ V}$	$I_E = 0$	TIP101			50	μΑ
	current	V _{CB} = 100 V	$I_E = 0$	TIP102			50	
I _{EBO}	Emitter cut-off	V _{EB} = 5 V	I _C = 0				8	mA
EBO	current	AEB - 2 A	10 = 0				o l	ША
h _{FE}	Forward current V _{CE} = 4 V	$V_{CE} = 4 V$	I _C = 3 A	(see Notes 5 and 6)	1000		20000	
"FE	transfer ratio	$V_{CE} = 4 V$	$I_C = 8 A$	(See Notes 5 and 6)	200			
V	Collector-emitter	$I_B = 6 \text{ mA}$	I _C = 3 A	(see Notes 5 and 6)			2	V
V _{CE(sat)} saturation voltage	saturation voltage	$I_B = 80 \text{ mA}$	$I_C = 8 A$	(See Notes 5 and 6)			2.5	v
V _{BE}	Base-emitter	V _{CE} = 4 V	I _C = 8 A	(see Notes 5 and 6)			2.8	V
V BE	voltage		IC - 0 K	(SCC NOTES S and O)			2.0	V
V _{EC}	Parallel diode	I _F = 8 A	I _B = 0	(see Notes 5 and 6)			3.5	V
	forward voltage	ie – OV	1R – 0	(SCC 140tes 5 and 6)			5.5	V

NOTES: 5. These parameters must be measured using pulse techniques, t_p = 300 μ s, duty cycle \leq 2%.

thermal characteristics

PARAMETER			TYP	MAX	UNIT
$R_{\theta JC}$	Junction to case thermal resistance			1.56	°C/W
$R_{\theta JA}$	Junction to free air thermal resistance			62.5	°C/W
$C_{\theta C}$	Thermal capacitance of case		0.9		J/°C

resistive-load-switching characteristics at 25°C case temperature

PARAMETER	TEST CONDITIONS †			MIN	TYP	MAX	UNIT
t _d Delay time					35		ns
t _r Rise time	$I_C = 8 A$	$I_{B(on)} = 80 \text{ mA}$	$I_{B(off)} = -80 \text{ mA}$		350		ns
t _s Storage time	$V_{BE(off)} = -5 V$	$R_L = 5 \Omega$	t_p = 20 μ s, $dc \le 2\%$		1.8		μs
t _f Fall time					2.45		μs

[†] Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

PRODUCT INFORMATION

^{6.} These parameters must be measured using voltage-sensing contacts, separate from the current carrying contacts.

TYPICAL CHARACTERISTICS

TYPICAL DC CURRENT GAIN VS COLLECTOR CURRENT $T_{c} = -40^{\circ}C$ $T_{c} = 25^{\circ}C$ $T_{c} = 100^{\circ}C$ $T_{c} = 100^{\circ}C$ $T_{c} = 300 \mu s, duty cycle < 2\%$ $T_{c} = 100^{\circ}C$

Figure 1.

COLLECTOR-EMITTER SATURATION VOLTAGE






Figure 2.

BASE-EMITTER SATURATION VOLTAGE






MAXIMUM SAFE OPERATING REGIONS



THERMAL INFORMATION

MAXIMUM POWER DISSIPATION




PRODUCT INFORMATION

MECHANICAL DATA

TO-220

3-pin plastic flange-mount package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. The centre pin is in electrical contact with the mounting tab.

B. Mounting tab corner profile according to package version.
C. Typical fixing hole centre stand off height according to package version.
Version 1, 18.0 mm. Version 2, 17.6 mm.

MDXXBE



TIP100, TIP101, TIP102 NPN SILICON POWER DARLINGTONS

AUGUST 1978 - REVISED MARCH 1997

IMPORTANT NOTICE

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except as mandated by government requirements.

PI accepts no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 1997, Power Innovations Limited