Eclipse-II Family Data Sheet



Low Power FPGA Combining Performance, Density, and Embedded RAM

Device Highlights

Flexible Programmable Logic

- 0.18 μ, six layer metal CMOS process
- 1.8 V Vcc, 1.8/2.5/3.3 V drive capable I/O
- Up to 4,008 dedicated flip-flops
- Up to 55.3 K embedded RAM Bits
- Up to 313 I/O
- Up to 370 K system gates
- IEEE 1149.1 Boundary Scan Testing Compliant
- Low Power Capability

Embedded Dual Port SRAM

- Up to twenty-four 2,304 bit Dual Port High Performance SRAM Blocks
- · Up to 55,296 embedded RAM bits
- RAM/ROM/FIFO Wizard for automatic configuration
- · Configurable and cascadable

Programmable I/O

- High performance I/O cell with Tco< 3 ns
- Programmable Slew Rate Control
- Programmable I/O Standards:
 - LVTTL, LVCMOS, LVCMOS18, PCI, GTL+, SSTL2, and SSTL3
 - Independent I/O Banks capable of supporting multiple standards in one device
 - I/O Register Configurations: Input, Output, Output Enable (OE)

Advanced Clock Network

- Multiple dedicated Low Skew Clock Networks
- High drive input-only networks
- · Quadrant-based segmentable clock networks
- User Programmable Phase Locked Loops

Embedded Computational Units (ECUs)

Hardwired DSP building blocks with integrated Multiply, Add, and Accumulate Functions.

Security Features

The QuickLogic products come with secure ViaLink® technology that protects intellectual property from design theft and reverse engineering. No external configuration memory needed; Instant-on at Power-up.




Figure 1: Eclipse-II Block Diagram

QL8025 QL8050 QL8150 47,052 63,840 188,946

Table 1: Eclipse-II Product Family Members

QL8250 QL8325 248,160 Max Gates 320,640 Logic Array 16 x 8 16 x 16 32 x 20 40 x 24 48 x 32 128 256 640 960 1,536 Logic Cells 2,670 Max Flip-Flops 526 884 1,697 4,002 Max I/O 90 124 139 250 310 **RAM Modules** 4 4 16 20 24 **RAM Bits** 9,216 9,216 36,864 46,100 55,300 **PLLs** 0 0 0 4 4 **ECUs** 0 0 0 10 12 100 **VQFP** 100 100 CSBGA (0.8 mm) 196 196 196 --**PQFP** 208 208 208 208 **Packages** 208 FBGA (0.8 mm) 280 280 _ BGA (1.0 mm) 484 484

Table 2: Max I/O per Device/Package Combination

Device	100 VQFP	196 CSBGA	208 PQFP	280 CSBGA	484 PBGA
QL8025	62	90	90	-	-
QL8050	62	100	124	-	-
QL8150	62	100	139	-	-
QL8250	-	-	115	163	250
QL8325	-	-	115	163	310

QuickWorks Design Software

The QuickWorks® package provides the most complete ESP and FPGA software solution from design entry to logic synthesis, to place and route, and simulation. The package provides a solution for designers who use third party tools from Cadence, Mentor, OrCAD, Synopsys, Viewlogic, and other third-party tools for design entry, synthesis, or simulation.

Process Data

Eclipse-II is fabricated on a 0.18 μ, six layer metal CMOS process. The core voltage is 1.8 V Vcc supply and the I/Os are up to 3.3 V tolerant. The Eclipse-II product line is available in commercial, industrial, and military temperature grades.



Programmable Logic Architectural Overview

The Eclipse-II logic cell structure is presented in **Figure 2**. This architectural feature addresses today's register-intensive designs.

Slowest Speed Grade Fastest Speed Grade Function Description Multiplexer 2.8 ns 16:1 5 ns Parity Tree 24 6 ns 3.4 ns Counter 36 6 ns 3.4 ns 16 bit 250 MHz 450 MHz 32 bit 250 MHz 450 MHz FIFO 128 x 32 155 MHz 280 MHz 155 MHz 256 x 16 280 MHz 128 x 64 155 MHz 280 MHz Clock-to-Out 4.5 ns 2.5 ns System clock 200 MHz 400 MHz

Table 3: Performance Standards

The Eclipse-II logic cell structure presented in **Figure 2** is a dual register, multiplexor-based logic cell. It is designed for wide fan-in and multiple, simultaneous output funtions. Both registers share CLK, SET, and RESET inputs. The second register has a two-to-one multiplexer controlling its input. The register can be loaded from the NZ output or directly from a dedicated input.

NOTE: The input PP is not an "input" in the classical sense. It is a static input to the logic cell and selects which path (NZ or PS) is used as an input to the Q2Z register. All other inputs are dynamic and can be connected to multiple routing channels.

The complete logic cell consists of two 6-input AND gates, four two-input AND gates, seven two-to-one multiplexers, and two D flip-flops with asynchronous SET and RESET controls. The cell has a fan-in of 30 (including register control lines), fits a wide range of functions with up to 17 simultaneous inputs, and has six outputs (four combinatorial and two registered). The high logic capacity and fan-in of the logic cell accommodates many user functions with a single level of logic delay while other architectures require two or more levels of delay.




Figure 2: Eclipse-II LogicCell

RAM Modules

The Eclipse-II Product Family includes up to 24 dual-port 2,304-bit RAM modules for implementing RAM, ROM, and FIFO functions. Each module is user-configurable into four different block organizations and can be cascaded horizontally to increase their effective width, or vertically to increase their effective depth as shown in **Figure 4**.




Figure 3: 2,304-bit RAM Module

The number of RAM modules varies from 4 to 24 blocks for a total of 9.2 K to 55.3 K bits of RAM. Using two "mode" pins, designers can configure each module into $128 \times 18 \text{ (Mode 0)}$, $256 \times 9 \text{ (Mode 1)}$, $512 \times 4 \text{ (Mode 2)}$, or $1024 \times 2 \text{ blocks (Mode 3)}$. The blocks are also easily cascadable to increase their effective width and/or depth (see **Figure 4**).




Figure 4: Cascaded RAM Modules

The RAM modules are dual-port, with completely independent READ and WRITE ports and separate READ and WRITE clocks. The READ ports support asynchronous and synchronous operation, while the WRITE ports support synchronous operation. Each port has 18 data lines and 10 address lines, allowing word lengths of up to 18 bits and address spaces of up to 1,024 words. Depending on the mode selected, however, some higher order data or address lines may not be used.

The Write Enable (WE) line acts as a clock enable for synchronous write operation. The Read Enable (RE) acts as a clock enable for synchronous READ operation (ASYNCRD input low), or as a flow-through enable for asynchronous READ operation (ASYNCRD input high).

Designers can cascade multiple RAM modules to increase the depth or width allowed in single modules by connecting corresponding address lines together and dividing the words between modules.

A similar technique can be used to create depths greater than 512 words. In this case address signals higher than the ninth bit are encoded onto the write enable (WE) input for WRITE operations. The READ data outputs are multiplexed together using encoded higher READ address bits for the multiplexer SELECT signals.

The RAM blocks can be loaded with data generated internally (typically for RAM or FIFO functions) or with data from an external PROM (typically for ROM functions).

Embedded Computational Unit (ECU)

Traditional Programmable Logic architectures do not implement arithmetic functions efficiently or effectively—these functions require high logic cell usage while garnering only moderate performance results.

The Eclipse-II architecture allows for functionality above and beyond that achievable using programmable logic devices. By embedding a dynamically reconfigurable computational unit, the Eclipse-II device can address various arithmetic functions efficiently. This approach offers greater performance than traditional programmable logic implementations. The embedded block is implemented at the transistor level as shown in **Figure 5**.






Figure 5: ECU Block Diagram

The Eclipse-II ECU blocks (**Table 4**) are placed next to the SRAM circuitry for efficient memory/instruction fetch and addressing for DSP algorithmic implementations.

Table 4: Eclipse-II ECU Blocks

Device	ECUs
QL8325	12
QL8250	10
QL8150	0
QL8050	0
QL8025	0

Up to twelve 8-bit MAC functions can be implemented per cycle for a total of 1 billion MACs/s when clocked at 100 MHz. Additional multiply-accumulate functions can be implemented in the programmable logic.

The modes for the ECU block are dynamically re-programmable through the programmable logic.

Table 5: ECU Mode Select Criteria

Ins	Instruction		Operation	ECU Performance ^a , -7 WCC				
S1	S2	S3	Operation	^t PD	^t su	^t co		
0	0	0	Multiply	6.6 ns max				
0	0	1	Multiply-Add	8.8 ns max				
0	1	0	Accumulate ^b		3.9 ns min	1.2 ns max		
0	1	1	Add	3.1 ns max				
1	0	0	Multiply (registered) ^c		9.6 ns min	1.2 ns max		
1	0	1	Multiply- Add (registered)		9.6 ns min	1.2 ns max		
1	1	0	Multiply - Accumulate		9.6 ns min	1.2 ns max		
1	1	1	Add (registered)		3.9 ns min	1.2 ns max		

- a. t_{PD} , t_{SU} and t_{CO} do not include routing paths in/out of the ECU block.
- b. Internal feedback path in ECU restricts max clk frequency to 238 MHz.
- c. B [15:0] set to zero.

NOTE: Timing numbers in **Table 5** represent -7 Worst Case Commercial conditions.

Phase Locked Loop (PLL) Information

Instead of requiring extra components, designers simply need to instantiate one of the preconfigured models (described in this section). The QuickLogic built-in PLLs support a wider range of frequencies than many other PLLs. These PLLs also have the ability to support different ranges of frequency multiplications or divisions, driving the device at a faster or slower rate than the incoming clock frequency. When PLLs are cascaded, the clock signal must be routed off-chip through the PLLPAD_OUT pin prior to routing into another PLL; internal routing cannot be used for cascading PLLs.

PLLs achieve a very short clock-to-out time—generally less than 3 ns. This low clock-to-out time is achieved by the PLL subtracting the clock tree delay through the feedback path, effectively making the clock tree delay zero.

Figure 6 illustrates a QuickLogic PLL.




Figure 6: PLL Block Diagram

 F_{in} represents a very stable high-frequency input clock and produces an accurate signal reference. This signal can either bypass the PLL entirely, thus entering the clock tree directly, or it can pass through the PLL itself.

Within the PLL, a voltage-controlled oscillator (VCO) is added to the circuit. The external $F_{\rm in}$ signal and the local VCO form a control loop. The VCO is multiplied or divided down to the reference frequency, so that a phase detector (the crossed circle in **Figure 6**) can compare the two signals. If the phases of the external and local signals are not within the tolerance required, the phase detector sends a signal through the charge pump and loop filter (**Figure 6**). The charge pump generates an error voltage to bring the VCO back into alignment, and the loop filter removes any high frequency noise before the error voltage enters the VCO. This new VCO signal enters the clock tree to drive the chip's circuitry.

 F_{out} represents the clock signal emerging from the output pad (the output signal PLLPAD_OUT is explained in **Table 7**). This clock signal is meaningful only when the PLL is configured for external use; otherwise, it remains in high Z state.

Most QuickLogic products contain four PLLs. The PLL presented in **Figure 6** controls the clock tree in the fourth quadrant of its FPGA. QuickLogic PLLs compensate for the additional delay created by the clock tree itself, as previously noted, by subtracting the clock tree delay through the feedback path.

For more specific information on the Phase Locked Loops, please refer to QuickLogic Application Note 58.

PLL Modes of Operation

 $\label{eq:QuickLogic} QuickLogic\ PLLs\ have\ eight\ modes\ of\ operation,\ based\ on\ the\ input\ frequency\ and\ desired\ output\ frequency\ -\textbf{Table}\ \textbf{6}\ indicates\ the\ features\ of\ each\ mode.$



NOTE: "HF" stands for "high frequency" and "LF" stands for "low frequency."

Table 6: PLL Mode Frequencies

PLL Model	Output Frequency	Input Frequency Range	Output Frequency Range
PLL_HF	Same as input	66 MHz-150 MHz	66 MHz-150 MHz
PLL_LF	Same as input	25 MHz-133 MHz	25 MHz-133 MHz
PLL_MULT2HF	2x	50 MHz-125 MHz	100 MHz-250 MHz
PLL_MULT2LF	2x	16 MHz-50 MHz	32 MHz-100 MHz
PLL_DIV2HF	1/2x	100 MHz-250 MHz	50 MHz-125 MHz
PLL_DIV2LF	1/2x	50 MHz-100 MHz	25 MHz-50 MHz
PLL_MULT4	4x	16 MHz-40 MHz	64 MHz-160 MHz
PLL_DIV4	1/4x	100 MHz-300 MHz	25 MHz-75 MHz

The input frequency can range from 16 MHz to 300 MHz, while output frequency ranges from 25 MHz to 250 MHz. When you add PLLs to your top-level design, be sure that the PLL mode matches your desired input and output frequencies.

PLL Signals

Table 7 summarizes the key signals in QuickLogic's PLLs.

Table 7: QuickLogic PLL Signals

Signal Name	Description
PLLCLK_IN	Input clock signal
PLL_RESET	Active High Reset If PLL_RESET is asserted, then CLKNET_OUT and PLLPAD_OUT are reset to 0. This signal must be asserted and then released in order for the LOCK_DETECT to work.
ONn_OFFCHIP	PLL output This signal selects whether the PLL will drive the internal clock network or be used off-chip. This is a static signal, not a dynamic signal. Tied to GND = outgoing signal drives internal gates. Tied to VCC = outgoing signal used off-chip.
CLKNET_OUT	Out to internal gates This signal bypasses the PLL logic before driving the internal gates. Note that this signal cannot be used in the same quadrant where the PLL signal is used (PLLCLK_OUT).
PLLCLK_OUT	Out from PLL to internal gates This signal can drive the internal gates after going through the PLL. For this to work, ONn_OFFCHIP must be tied to GND.
PLLPAD_OUT	Out to off-chip This outgoing signal is used off-chip. For this to work, ONn_OFFCHIP signal must be tied to VCC.
LOCK_DETECT	Active High Lock detection signal NOTE: For simulation purposes, this signal gets asserted after 10 clock cycles. However, it can take a maximum of 200 clock cycles to sync with the input clock upon release of the RESET signal.

NOTE: Because PLLCLK_IN and PLL_RESET signals havePLL_INPAD, and PLLPAD_OUT has OUTPAD, you do not have to add additional pads to your design.



I/O Cell Structure

Eclipse-II features a variety of distinct I/O pins to maximize performance, functionality, and flexibility with bi-directional I/O pins and input-only pins. All input and I/O pins are 1.8 V, 2.5 V, and 3.3 V tolerant and comply with the specific I/O standard selected. For single ended I/O standards, VCCIO specifies the input tolerance and the output drive. For voltage referenced I/O standards (e.g SSTL), the voltage supplied to the INREF pins in each bank specifies the input switch point. For example, the VCCIO pins must be tied to a 3.3 V supply to provide 3.3 V compliance. Eclipse-II can also support the LVDS and LVPECL I/O standards with the use of external resistors (see **Table 8**).

I/O Standard	Reference Voltage	Output Voltage	Application
LVTTL	n/a	3.3 V	General Purpose
LVCMOS25	n/a	2.5 V	General Purpose
LVCMOS18	n/a	1.8 V	General Purpose
PCI	n/a	3.3 V	PCI Bus Applications
GTL+	1	n/a	Backplane
SSTL3	1.5	3.3 V	SDRAM
SSTL2	1.25	2.5 V	SDRAM

Table 8: I/O Standards and Applications

As designs become more complex and requirements more stringent, several application-specific I/O standards have emerged for specific applications. I/O standards for processors, memories, and a variety of bus applications have become commonplace and a requirement for many systems. In addition, I/O timing has become a greater issue with specific requirements for setup, hold, clock to out, and switching times. Eclipse-II has addressed these new system requirements and now includes a completely new I/O cell which consists of programmable I/Os as well as a new cell structure consisting of three registers—Input, Output, and OE.

Eclipse-II offers banks of programmable I/Os that address many of the bus standards that are popular today. As shown in **Figure 7** each bi-directional I/O pin is associated with an I/O cell which features an input register, an input buffer, an output register, a three-state output buffer, an output enable register, and 2 two-to-one output multiplexers.




Figure 7: Eclipse-II I/O Cell

The bi-directional I/O pin options can be programmed for input, output, or bi-directional operation. As shown in **Figure 7**, each bi-directional I/O pin is associated with an I/O cell which features an input register, an input buffer, an output register, a three-state output buffer, an output enable register, and 2 two-to-one multiplexers. The select lines of the two-to-one multiplexers are static and must be connected to either Vcc or GND.

For input functions, I/O pins can provide combinatorial, registered data, or both options simultaneously to the logic array. For combinatorial input operation, data is routed from I/O pins through the input buffer to the array logic. For registered input operation, I/O pins drive the D input of input cell registers, allowing data to be captured with fast set-up times without consuming internal logic cell resources. The comparator and multiplexor in the input path allows for native support of I/O standards with reference points offset from traditional ground.

For output functions, I/O pins can receive combinatorial or registered data from the logic array. For combinatorial output operation, data is routed from the logic array through a multiplexer to the I/O pin. For registered output operation, the array logic drives the D input of the output cell register which in turn drives the I/O pin through a multiplexer. The multiplexer allows either a combinatorial or a registered signal to be driven to the I/O pin. The addition of an output register will also decrease the Tco. Since the output register does not need to drive the routing the length of the output path is also reduced.

The three-state output buffer controls the flow of data from the array logic to the I/O pin and allows the I/O pin to act as an input and/or output. The buffer's output enable can be individually controlled by the logic cell array or any pin (through the regular routing resources), or it can be bank-controlled through one of the global networks. The signal can also be either combinatorial

or registered. This is identical to that of the flow for the output cell. For combinatorial control operation data is routed from the logic array through a multiplexer to the three-state control. The IOCTRL pins can directly drive the OE and CLK signals for all I/O cells within the same bank.

For registered control operation, the array logic drives the D input of the OE cell register which in turn drives the three-state control through a multiplexer. The multiplexer allows either a combinatorial or a registered signal to be driven to the three-state control.

When I/O pins are unused, the OE controls can be permanently disabled, allowing the output cell register to be used for registered feedback into the logic array.

I/O cell registers are controlled by clock, clock enable, and reset signals, which can come from the regular routing resources, from one of the global networks, or from two IOCTRL input pins per bank of I/O's. The CLK and RESET signals share common lines, while the clock enables for each register can be independently controlled. I/O interface support is programmable on a per bank basis. The two larger Eclipse-II devices contain eight I/O banks. The two smaller Eclipse-II devices contain two I/O banks per device. **Figure 8** illustrates the I/O bank configurations.

Each I/O bank is independent of other I/O banks and each I/O bank has its own VCCIO and INREF supply inputs. A mixture of different I/O standards can be used on the device; however, there is a limitation as to which I/O standards can be supported within a given bank. Only standards that share a common VCCIO and INREF can be shared within the same bank (e.g. PCI and LVTTL).




Figure 8: Multiple I/O Banks

Programmable Slew Rate

Each I/O has programmable slew rate capability—the slew rate can be either fast or slow. The slower rate can be used to reduce the switching times of each I/O.



Programmable Weak Pull-Down

A programmable Weak Pull-Down resistor is available on each I/O. The I/O Weak Pull-Down eliminates the need for external pull down resistors for used I/Os. The spec for pull-down current is maximum of $150~\mu A$ under worst case condition.




Figure 9: Programmable I/O Weak Pull-Down

Clock Networks

Global Clocks

There are a maximum of eight global clock networks in each Eclipse-II device. Global clocks can drive logic cells and I/O registers, ECUs, and RAM blocks in the device. All global clocks have access to a Quad Net (local clock network) connection with a programmable connection to the logic cell's register clock input.




Figure 10: Global Clock Architecture

Quad-Net Network

There are five Quad-Net local clock networks in each quadrant for a total of 20 in a device. Each Quad-Net is local to a quadrant. Before driving the columns clock buffers, the quad-net is driven by the output of a mux which selects between the GCLK input and an internally generated clock source (see **Figure 11**).




Figure 11: Global Clock Structure Schematic

www.quicklogic.com

Dedicated Clock

There is one dedicated clock in the two larger devices of the Eclipse-II Family (QL8325 and QL8250). This clock connects to the clock input of the LogicCell and I/O registers, and RAM blocks through a hardwired connection and is multiplexed with the programmable clock input. The dedicated clock provides a fast global network with low skew. Users have the ability to select either the dedicated clock or the programmable clock (Figure 12).




Figure 12: Dedicated Clock Circuitry within Logic Cell

NOTE: For more information on the clocking capabilities of Eclipse-II FPGAs, please see the QuickLogic Application Note 68.

I/O Control and Local Hi-Drives

Each bank of I/Os has two input-only pins that can be programmed to drive the RST, CLK, and EN inputs of I/Os in that bank. These input-only pins also serve as high drive inputs to a quadrant. These buffers can be driven by the internal logic both as an I/O control or high drive. The performance of these drives is presented in **Table 9**.

Destination TT, 25 C, 2.5 V	From Pad	From Array
I/O (far)	1.00 ns	1.14 ns
I/O (near)	0.63 ns	0.78 ns
Skew	0.37 ns	0.36 ns

Table 9: I/O Control Network/Local High-Drive

Programmable Logic Routing

Eclipse-II devices are delivered with six types of routing resources as follows: short (sometimes called segmented) wires, dual wires, quad wires, express wires, distributed networks, and default wires. Short wires span the length of one logic cell, always in the vertical direction. Dual wires run horizontally and span the length of two logic cells. Short and dual wires are predominantly used for local connections. Default wires supply VCC and GND (Logic '1' and Logic '0') to each column of logic cells.

Quad wires have passive link interconnect elements every fourth logic cell. As a result, these wires are typically used to implement intermediate length or medium fan-out nets.



Express lines run the length of the programmable logic uninterrupted. Each of these lines has a higher capacitance than a quad, dual, or short wire, but less capacitance than shorter wires connected to run the length of the device. The resistance will also be lower because the express wires don't require the use of "pass" links. Express wires provide higher performance for long routes or high fan-out nets.

Distributed networks are described in the clock/control section. These wires span the programmable logic and are driven by "column clock" buffers. All clock network pin buffers (both Dedicated and Global) are hard wired to individual sets of column clock buffers.

Global Power-On Reset (POR)

The Eclipse-II family of devices features a global power-on reset. This reset is hardwired to all registers and resets them to Logic 'O' upon power-up of the device. In QuickLogic devices, the aynchronous Reset input to flip-flops has priority over the Set input; therefore, the Global POR will reset all flip-flops during power-up. If you want to set the flip-flops to Logic '1', you must assert the "Set" signal after the Global POR signal has been deasserted.




Figure 13: Power-On Reset

Low Power Mode

Power consumption of the two smaller Eclipse-II devices can be reduced significantly by deactivating the charge pumps inside the architecture. By applying 3.3 V to the Vpump pin, the internal charge pump is de-activated—this effectively reduces the dynamic power consumption of the device. Users who have a 3.3 V supply available in their system should take advantage of this low power feature by tying the Vpump pin to 3.3 V. Otherwise, if a 3.3 V supply is not available, this pin should be tied to ground.

Joint Test Access Group (JTAG) Information




Figure 14: JTAG Block Diagram

Microprocessors and Application Specific Integrated Circuits (ASICs) pose many design challenges, one problem being the accessibility of test points. JTAG formed in response to this challenge, resulting in IEEE standard 1149.1, the Standard Test Access Port and Boundary Scan Architecture.

The JTAG boundary scan test methodology allows complete observation and control of the boundary pins of a JTAG-compatible device through JTAG software. A Test Access Port (TAP) controller works in concert with the Instruction Register (IR), which allow users to run three required tests along with several user-defined tests.

JTAG tests allow users to reduce system debug time, reuse test platforms and tools, and reuse subsystem tests for fuller verification of higher level system elements.

The 1149.1 standard requires the following three tests:

- Extest Instruction. The Extest instruction performs a PCB interconnect test. This test places a device into an external boundary test mode, selecting the boundary scan register to be connected between the TAP's Test Data In (TDI) and Test Data Out (TDO) pins. Boundary scan cells are preloaded with test patterns (via the Sample/Preload Instruction), and input boundary cells capture the input data for analysis.
- **Sample/Preload Instruction.** This instruction allows a device to remain in its functional mode, while selecting the boundary scan register to be connected between the TDI and TDO pins. For this test, the boundary scan register can be accessed via a data scan operation, allowing users to sample the functional data entering and leaving the device.



• **Bypass Instruction.** The Bypass instruction allows data to skip a device's boundary scan entirely, so the data passes through the bypass register. The Bypass instruction allows users to test a device without passing through other devices. The bypass register is connected between the TDI and TDO pins, allowing serial data to be transferred through a device without affecting the operation of the device.

JTAG BSDL Support

- · BSDL-Boundary Scan Description Language
- · Machine-readable data for test equipment to generate testing vectors and software
- BSDL files available for all device/ package combinations from QuickLogic
- Extensive industry support available and ATVG (Automatic Test Vector Generation)

Security fuses

There are two security links: one to disable reading logic from the array, and the second to disable JTAG access to the device. Programming these optional links completely disables access to the device from the outside world and provides an extra level of design security not possible in SRAM-based FPGAs. The option to program these fuses is selectable via QuickWorks in the Tools/Options/Device Programming window in SpDE.

Flexibility fuse

The flexibility link enables Power-Up loading of the Embedded RAM blocks. If the link is programmed, the Power Up Loading state machine is activated during power-up of the device. The state machine communicates with an external EPROM via the JTAG pins to download memory contents into the on-chip RAM. If the link is not programmed, Power-Up Loading is not enabled and the JTAG pins function as they normally would. The option to program this bit is selectable via QuickWorks in the Tools/Options/Device Programming window in SpDE. For more information on Power-Up Loading refer to QuickLogic Application Note 55.



Electrical Specifications

DC Characteristics

The DC Specifications are provided in Table 10 through Table 12.

Table 10: Absolute Maximum Ratings

Parameter	Value	Parameter	Value
V _{CC} Voltage	-0.5 V to 2.0 V	DC Input Current	±20 mA
V _{CCIO} Voltage	-0.5 V to 4.0 V	ESD Pad Protection	±2000 V
INREF Voltage	0.5 V to V _{CCIO}	Leaded Package Storage Temperature	-65° C to + 150° C
Input Voltage	-0.5 V to V _{CCIO} + 0.5 V	Laminate Package (BGA)	-55° C to + 125° C
Latch-up Immunity	±100 mA	Storage Temperature	33 6 10 1 123 6

Table 11: Operating Range

Symbol	Parameter			tary	Indu	strial	Commercial		Unit
				Max	Min	Max	Min	Max	
V_{CC}	Supply Voltage	1.71	1.98	1.71	1.98	1.71	1.98	V	
V _{CCIO}	I/O Input Toler	1.71	3.60	1.71	3.60	1.71	3.60	V	
TA	Ambient Tempe	Ambient Temperature		-	-40	85	0	70	°C
TC	Case Temperat	Case Temperature		125	-	-	-	-	°C
K	Delay Factor	-7 Speed Grade	0.42	1.35	0.43	1.26	0.46	1.23	n/a
		-8 Speed Grade	0.42	1.27	0.43	1.19	0.46	1.16	n/a

Table 12: DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
I _I	I or I/O Input Leakage Current	$V_{I} = V_{CCIO}$ or GND	-10	10	μΑ
I _{OZ}	3-State Output Leakage Current	$V_{I} = V_{CCIO}$ or GND	-	10	μΑ
C_{I}	I/O Input Capacitance ^a	-	-	8	pF
C_{CLOCK}	Clock Input Capacitance	-	-	8	pF
I _{OS}	Output Short Circuit Current ^b	$V_o = GND$ $V_o = V_{CC}$	-15 40	-180 210	mA mA
I_{ded}	D.C. Supply Current on V _{ded}	-	-	-	mA
I_{REF}	D.C. Supply Current on INREF	-	-10	10	μΑ
I_{PD}	Current on programmable Pull-down	$\begin{aligned} &V_{CCIO} = 3.6 \text{ V} \\ &V_{CCIO} = 2.5 \text{ V} \\ &V_{CCIO} = 1.8 \text{ V} \end{aligned}$	-	150	μΑ

- a. Capacitance is sample tested only. Clock pins are 12 pF maximum.
- b. Only one output at a time. Duration should not exceed 30 seconds.

Table 13: Icc Characteristics

Device	Vpump = 0 V	Vpump = 3.3 V
QL8025	-	-
QL8050	-	-
QL8150	-	-
QL8250 ^a	2 mA	-
QL8325 ^a	2 mA	-

a. For -7/-8 commercial grade devices only. Maximum $I_{\rm CC}$ is 3 mA for all industrial grade devices and 5 mA for all military devices.

Table 14: DC Input and Output Levels^a

	INREF		NREF V _{IL} V _{IH}		V _{IL} V _I		V _{OL}	V _{OH}	l _{oL}	I _{OH}
	V _{MIN}	V _{MAX}	V _{MIN}	V _{MAX}	V _{MIN}	V _{MAX}	V _{MAX}	V _{MIN}	mA	mA
LVTTL	n/a	n/a	-0.3	0.8	2.2	$V_{\text{CCIO}} + 0.3$	0.4	2.4	2.0	-2.0
LVCMOS2	n/a	n/a	-0.3	0.7	1.7	$V_{\text{CCIO}} + 0.3$	0.7	1.7	2.0	-2.0
LVCMOS18	n/a	n/a	-0.3	0.63	1.2	V _{CCIO} + 0.3	0.7	1.7	2.0	-2.0
GTL+	0.88	1.12	-0.3	INREF - 0.2	INREF + 0.2	$V_{\text{CCIO}} + 0.3$	0.6	n/a	40	n/a
PCI	n/a	n/a	-0.3	0.3 x V _{CCIO}	0.5 x V _{CCIO}	V _{CCIO} + 0.5	0.1 x V _{CCIO}	0.9 x V _{CCIO}	1.5	-0.5
SSTL2	1.15	1.35	-0.3	INREF - 0.18	INREF + 0.18	$V_{\text{CCIO}} + 0.3$	0.74	1.76	7.6	-7.6
SSTL3	1.3	1.7	-0.3	INREF - 0.2	INREF + 0.2	$V_{\text{CCIO}} + 0.3$	1.10	1.90	8	-8

a. The data provided in Table 8 and Table 9 are JEDEC and PCI Specifications. QuickLogic devices either meet or exceed these requirements. For data specific to QuickLogic I/Os, see preceding Table 20 through Table 24, Figure 7 through Figure 9, and Figure 23 through Figure 26.

NOTE: All CLK and IOCTRL pins are clamped to the V_{ded} rail. Therefore, these pins can be driven up to V_{ded} + 0.3 V.

AC Characteristics

The AC Specifications (at $V_{CC}=1.8~V$, $TA=25^{\circ}$ C, Worst Case Corner, Speed Grade = -7 (K = 1.16)) are provided from **Table 15** to **Table 24**. Logic Cell diagrams and waveforms are provided from Figure 15 to Figure 27.




Figure 15: Eclipse-II Logic Cell

Table 15: Logic Cells

Symbol	Parameter	Va	Value	
Logic Cells			Max	
t _{PD}	Combinatorial Delay of the longest path: time taken by the combinatorial circuit to output	-	0.257 ns	
$t_{ m SU}$	Setup time: time the synchronous input of the flip-flop must be stable before the active clock edge	0.22 ns	-	
t _{HL}	Hold time: time the synchronous input of the flip-flop must be stable after the active clock edge	0 ns	-	
t _{CO}	Clock-to-out delay: the amount of time taken by the flip-flop to output after the active clock edge.		0.255 ns	
t _{CWHI}	Clock High Time: required minimum time the clock stays high	0.46 ns	-	
t _{CWLO}	Clock Low Time: required minimum time that the clock stays low	0.46 ns	-	
t _{SET}	Set Delay: time between when the flip-flop is "set" (high) and when the output is consequently "set" (high)	-	0.18 ns	
t _{RESET}	Reset Delay: time between when the flip-flop is "reset" (low) and when the output is consequently "reset" (low)		0.09 ns	
t _{SW}	Set Width: time that the SET signal must remain high/low	0.3 ns	-	
t _{RW}	Reset Width: time that the RESET signal must remain high/low	0.3 ns	-	




Figure 16: Logic Cell Flip-flop




Figure 17: Logic Cell Flip-Flop Timings—First Waveform




Figure 18: Logic Cell Flip-Flop Timings—Second Waveform

Table 16: Eclipse-II Clock Delay

Clock Source	Clock Source Parameters		formance
		Global	Dedicated
Logic Cells (Internal)	Clock signal generated internally	1.51 ns (max)	-
Clock Pad	Clock signal generated externally	2.06 ns (max)	1.73 ns

Table 17: Eclipse-II Global Clock Delay

Clock Segment	Parameter	Value	
		Min	Max
t _{PGCK}	Global clock pin delay to quad net	-	1.34 ns
t _{BGCK} Global clock tree delay (quad net to flip-flop)		-	0.56 ns

NOTE: When using a PLL, t_{PGCK} and t_{BGCK} are effectively zero due to delay adjustment by Phase Locked Loop.




Figure 19: Global Clock Structure Schematic




Figure 20: RAM Module

Table 18: RAM Cell Synchronous Write Timing

Symbol	Val	Value	
RAM Cell Synchronous Write Timing			Max
t _{SWA}	WA setup time to WCLK: time the WRITE ADDRESS must be stable before the active edge of the WRITE CLOCK	0.675 ns	-
t _{HWA}	WA hold time to WCLK: time the WRITE ADDRESS must be stable after the active edge of the WRITE CLOCK	0 ns	-
t _{SWD}	WD setup time to WCLK: time the WRITE DATA must be stable before the active edge of the WRITE CLOCK	0.654 ns	-
t _{HWD}	WD hold time to WCLK: time the WRITE DATA must be stable after the active edge of the WRITE CLOCK	0 ns	-
t _{SWE}	WE setup time to WCLK: time the WRITE ENABLE must be stable before the active edge of the WRITE CLOCK	0.623 ns	-
t _{HWE}	WE hold time to WCLK: time the WRITE ENABLE must be stable after the active edge of the WRITE CLOCK	0 ns	-
t _{WCRD}	WCLK to RD (WA = RA): time between the active WRITE CLOCK edge and the time when the data is available at RD	-	4.38 ns




Figure 21: RAM Cell Synchronous Write Timing

Table 19: RAM Cell Synchronous and Asynchronous Read Timing

Symbol	Symbol Parameter					
RAM Cell	RAM Cell Synchronous Read Timing					
t _{SRA}	RA setup time to RCLK: time the READ ADDRESS must be stable before the active edge of the READ CLOCK	0.686 ns	-			
t _{HRA}	RA hold time to RCLK: time the READ ADDRESS must be stable after the active edge of the READ CLOCK	0 ns	-			
t _{SRE}	RE setup time to WCLK: time the READ ENABLE must be stable before the active edge of the READ CLOCK	0.243 ns	-			
t _{HRE}	RE hold time to WCLK: time the READ ENABLE must be stable after the active edge of the READ CLOCK	0 ns	-			
t _{RCRD}	RCLK to RD: time between the active READ CLOCK edge and the time when the data is available at RD	-	4.38 ns			
RAM Cell	RAM Cell Asynchronous Read Timing					
r_{PDRD}	RA to RD: time between when the READ ADDRESS is input and when the DATA is output	-	2.06 ns			




Figure 22: RAM Cell Synchronous and Asynchronous Read Timing




Figure 23: Eclipse-II Cell I/O




Figure 24: Eclipse-II Input Register Cell

Table 20: Input Register Cell

Symbol	(Input Parameter		Value	
Register Cell Only)			Max	
t_{ISU}	Input register setup time: time the synchronous input of the flip-flop must be stable before the active clock edge	2.50 ns	-	
t _{IHL}	Input register hold time: time the synchronous input of the flip-flop must be stable after the active clock edge	-	0 ns	
t _{ICO}	Input register clock-to-out: time taken by the flip-flop to output after the active clock edge	-	1.08 ns	

Table 20: Input Register Cell

Symbol	put Parameter		Value	
(Input Register Cell Only)			Max	
t _{IRST}	Input register reset delay: time between when the flip-flop is "reset" (low) and when the output is consequently "reset" (low)	-	0.99 ns	
t _{IESU}	Input register clock enable setup time: time "enable" must be stable before the active clock edge	0.37 ns	-	
t _{IEH}	Input register clock enable hold time: time "enable" must be stable after the active clock edge	0 ns	-	




Figure 25: Eclipse-II Input Register Cell Timing




Figure 26: Eclipse-II Output Register Cell

Table 21: Standard Input Delays

Symbol	Parameter	Value		
Standard Input Delays	To get the total input delay add this delay to \mathbf{t}_{ISU}	Min	Max	
t _{SID} (LVTTL)	LVTTL input delay: Low Voltage TTL for 3.3 V applications	-	0.34 ns	
t _{SID} (LVCMOS2)	LVCMOS2 input delay: Low Voltage CMOS for 2.5 V and lower applications	-	0.42 ns	
t _{SID} (LVCMOS18)	LVCMOS18 input delay: Low Voltage CMOS for 1.8 V applications	-	-	
t _{SID} (GTL+)	GTL+ input delay: Gunning Transceiver Logic	-	0.68 ns	
t _{SID} (SSTL3)	SSTL3 input delay: Stub Series Terminated Logic for 3.3 V	-	0.55 ns	
t _{SID} (SSTL2)	SSTL2 input delay: Stub Series Terminated Logic for 2.5 V	-	0.61 ns	




Figure 27: Eclipse-II Output Register Cell Timing

Table 22: Output Slew Rates @ $V_{\rm CCIO}$ = 3.3 V, T = 25° C

	Fast Slew	Slow Slew
Rising Edge	2.8 V/ns	1.0 V/ns
Falling Edge	2.86 V/ns	1.0 V/ns

Table 23: Output Slew Rates @ $V_{\rm CCIO}$ = 2.5 V, T = 25 $^{\circ}$ C

	Fast Slew	Slow Slew
Rising Edge	1.7 V/ns	0.6 V/ns
Falling Edge	1.9 V/ns	0.6 V/ns

Table 24: Output Slew Rates @ V_{CCIO} = 1.8 V, T = 25° C

	Fast Slew	Slow Slew
Rising Edge	-	-
Falling Edge	-	-

Package Thermal Characteristics

Thermal Resistance Equations:

$$\begin{array}{lll} \theta_{\rm JC} &=& \left(\left. {\rm T_{\rm J}} \right. - \left. {\rm T_{\rm C}} \right) / {\rm P} \\ & \theta_{\rm JA} &=& \left(\left. {\rm TJ} \right. - \left. {\rm TA} \right. \right) / {\rm P} \\ & {\rm P_{\rm MAX}} &=& \left(\left. {\rm T_{\rm JMAX}} \right. - \left. {\rm T_{\rm AMAX}} \right) / \right. \theta_{\rm JA} \end{array}$$

Parameter Description:

 $\theta_{\rm IC}$: Junction-to-case thermal resistance

 $\theta_{\text{JA}}\!\!:$ Junction-to-ambient thermal resistance

T_J: Junction temperature

T_A: Ambient temperature

P: Power dissipated by the device while operating

P_{MAX}: The maximum power dissipation for the device

T_{JMAX}: Maximum junction temperature

T_{AMAX}: Maximum ambient temperature

NOTE: Maximum junction temperature (T_{JMAX}) is 150° C. To calculate the maximum power dissipation for a device package look up θ_{JA} from **Table 25**, pick an appropriate T_{AMAX} and use:

$${\tt P_{MAX}} \; = \; (\, {\tt 150} \, {\tt ^{\circ}} \; \, {\tt C} \; \, - \; \, {\tt T_{AMAX}} \,) \, / \; \, \theta_{\tt JA}$$

Table 25: Package Thermal Characteristics

Package	Description	$ heta_{ m JA}$ (° C/V	V) @ various	s flow rate	s (m/sec)	θ_{JC} (° C/W)
Pin Count	Package Type	0	0.5	1	2	
484	PBGA	28.0	26.0	25.0	23.0	9.0
280	LF-PBGA	18.5	17.0	15.5	14.0	7.0
208	PQFP	26.0	24.5	23.0	22.0	11.0

Kv and Kt Graphs




Figure 28: Voltage Factor vs. Supply Voltage




Figure 29: Temperature Factor vs. Operating Temperature

Power vs. Operating Frequency

The basic power equation which best models power consumption is given below:

$$\begin{array}{l} {\rm P_{TOTAL}} \ = \ 0.350 \ + \ f[\,0.0031 \ \eta_{\rm LC} \ + \ 0.0948 \ \eta_{\rm CKBF} \ + \ 0.01 \ \eta_{\rm CLBF} + \ 0.0263 \ \eta_{\rm CKLD} + \\ 0.543 \ \eta_{\rm RAM} \ + \ 0.20 \ \eta_{\rm PLL} + \ 0.0035 \ \eta_{\rm INP} \ + \ 0.0257 \ \eta_{\rm OUTP} \,] \ (\text{mW}) \end{array}$$

Where

- η_{LC} is the total number of logic cells in the design
- $\eta_{\text{CKBF}} = \# \text{ of clock buffers}$
- $\eta_{CLBF} = \#$ of column clock buffers
- $\eta_{\text{CKLD}}\!=\!$ # of loads connected to the column clock buffers
- $\eta_{RAM} = \#$ of RAM blocks
- $\eta_{PLL} = \# \text{ of PLLs}$
- η_{INP} is the number of input pins
- η_{OUTP} is the number of output pins

NOTE: To learn more about power consumption, please refer to Application Note #60.

Power-up Sequencing




Figure 30: Power-up Sequencing

The following requirements must be met when powering up a device (refer to Figure 30):

- When ramping up the power supplies keep $(V_{CCIO} V_{CC})_{MAX} \le 500$ mV. Deviation from this recommendation can cause permanent damage to the device.
- V_{CCIO} must lead V_{CC} when ramping the device.
- The power supply must be greater than or equal to 400 μs to reach $V_{CC}.$ Ramping to V_{CC}/V_{CCIO} before reaching 400 μs can cause the device to behave improperly.

Pin Descriptions

Table 26: JTAG Pin Descriptions

Pin	Function	Description
TDI/RSI	Test Data In for JTAG/RAM init. Serial Data In	Hold HIGH during normal operation. Connects to serial PROM data in for RAM initialization. Connect to V_{CC} if unused
TRSTB/RRO	Active low Reset for JTAG/RAM init. reset out	Hold LOW during normal operation. Connects to serial PROM reset for RAM initialization. Connect to GND if unused
TMS	Test Mode Select for JTAG	Hold HIGH during normal operation. Connect to V_{CC} if not used for \ensuremath{JTAG}
TCK	Test Clock for JTAG	Hold HIGH or LOW during normal operation. Connect to $V_{CC}\mbox{or}$ ground if not used for JTAG
TDO/RCO	Test data out for JTAG/RAM init. clock out	Connect to serial PROM clock for RAM initialization. Must be left unconnected if not used for JTAG or RAM initialization




Figure 31: I/O Banks with Relevant Pins

Table 27: Dedicated Pin Descriptions

Pin	Function	Description						
GCLK	Global clock network driver	Low skew global clock. This pin provides access to a dedicated, distributed network capable of driving the CLOCK, SET, RESET, F1, and A2 inputs to the Logic Cell, READ, and WRITE CLOCKS, Read and Write Enables of the Embedded RAM Blocks, CLOCK of the ECUs, and Output Enables of the I/Os.						
I/O(A)	Input/Output pin	The I/O pin is a bi-directional pin, configurable to either an input-only, output-only, or bi-directional pin. The A inside the parenthesis means that the I/O is located in Bank A. If an I/O is not used, SpDE (Quick <i>Works</i> Tool) provides the option of tying that pin to GND, V_{CC_i} or TriState during programming.						
V_{CC}	Power supply pin	Connect to 1.8 V supply						
V _{CCIO} (A)	Input voltage tolerance pin	This pin provides the flexibility to interface the device with either a 3.3 V, 2.5 V, or 1.8 V device. The A inside the parenthesis mean that V_{CCIO} is located in BANK A. Every I/O pin in Bank A will be tolerant of V_{CCIO} input signals and will output V_{CCIO} level signals. This pin must be connected to either 3.3 V, 2.5 V, or 1.8 V.						
GND	Ground pin	Connect to ground						
PLLIN	PLL clock input	Clock input for PLL						
DEDCLK	Dedicated clock pin	Low skew global clock. This pin provides access to a dedicated, distributed clock network capable of driving the CLOCK inputs o all sequential elements of the device (e.g. RAM, Flip Flops).						
GNDPLL	Ground pin for PLL	Connect to GND						
INREF(A)	Differential reference voltage	The INREF is the reference voltage pin for GTL+, SSTL2, and STTL3 standards. Follow the recommendations provided in Table for the appropriate standard. The A inside the parenthesis means that INREF is located in BANK A. This pin should be tied to GND if not needed.						
PLLOUT	PLL output pin	Dedicated PLL output pin; otherwise, may be left unconnected						
IOCTRL(A)	Highdrive input	This pin provides fast RESET, SET, CLOCK, and ENABLE access to the I/O cell flip-flops, providing fast clock-to-out and fast I/O response times. This pin can also double as a high-drive pin to the internal logic cells. The A inside the parenthesis means that IOCTRL is located in Bank A. There is an internal pulldown resistor to Ground on this pin. This pin should be tied to Ground if it is not used. For backwards compatibility with Eclipse, it can be tied to Vcc or Ground. If tied to Vcc, it will draw no more than $20~\mu\text{A}$ per IOCTRL pin due to the pulldown resistor.						
		(Sheet 1 of 2)						

Table 27: Dedicated Pin Descriptions

Pin	Function	Description						
Vpump	Charge Pump Disable	This pin disables the internal charge pump for lower static power operation. To disable the charge pump, connect Vpump to 3.3 V. If the Disable Charge Pump feature is not used, connect Vpump to Ground. For backwards compatibility with Eclipse and EclipsePlus devices, connect Vpump to Ground.						
Vded	Voltage tolerance for clocks, JTAG, and IOCTRL/Voltage Drive for PLLOUT and JTAG pins	This pin specifies the input voltage tolerance for CLK, JTAG, ar IOCTRL dedicated input pins, as well as the output voltage driv for PLLOUT and JTAG pins. If the PLLs are used, Vded must be the same as V_{CC} PLL. For backwards compatibility with Eclipse an EclipsePlus devices, connect Vded to 2.5 V.						
VccPLL	Power Supply pin for PLL	Connect to 2.5 V supply or 3.3 V supply. For backwards compatibility with Eclipse and EclipsePlus devices, connect to 2.5 V.						
	(Sheet 2 of 2)							

Recommended Unused Pin Terminations for the Eclipse-II Devices

All unused, general purpose I/O pins can be tied to V_{CC} , GND, or HIZ (high impedance) internally using the Configuration Editor. This option is given in the bottom-right corner of the placement window. To use the Placement Editor, choose **Constraint > Fix Placement** in the Option pull-down menu of SpDE.

The rest of the pins should be terminated at the board level in the manner presented in **Table 28**.

Table 28: Recommended Unused Pin Terminations

Signal Name	Recommended Termination
PLLOUT <x>a</x>	Unused PLL output pins must be connected to either V_{CC} or GND so that their associated input buffer never floats. Utilized PLL output pins that route the PLL clock outside of the chip should not be tied to either V_{CC} or GND.
IOCTRL <y>b</y>	There is an internal pulldown resistor to Ground on this pin. This pin should be tied to Ground if it is not used. For backwards compatibility with Eclipse, it can be tied to Vcc or Ground. If tied to Vcc, it will draw no more than 20 μA per IOCTRL pin due to the pulldown resistor.
CLK/PLLIN <x></x>	Any unused clock pins should be connected to V_{CC} or GND.
PLLRST <x></x>	If a PLL module is not used, then the associated PLLRST <x> must be connected to V_{CC}, under normal operation use it as needed.</x>
INREF <y></y>	If an I/O bank does not require the use of INREF signal the pin should be connected to GND.

a. x represents a number.

208 PQFP Pinout Diagram



b. y represents an aphabetical character.


208 PQFP Pinout Table

Table 29: 208 PQFP Pinout Table


PQFP	Function	PQFP	Function	PQFP	Function	PQFP	Function	PQFP	Function
1	PLLRST(3)	43	IO(B)	85	IO(D)	127	CLK(5),PLLIN(3)	169	IO(G)
2	V _{CCPLL} (3)	44	V _{CCIO} (B)	86	V _{CC}	128	CLK(6)	170	INREF(G)
3	GND	45	IO(B)	87	IO(D)	129	Vded	171	IO(G)
4	GND	46	V _{CC}	88	IO(D)	130	CLK(7)	172	IO(G)
5	IO(A)	47	IO(B)	89	V _{cc}	131	V _{cc}	173	IO(G)
6	IO(A)	48	IO(B)	90	IO(D)	132	CLK(8)	174	IO(V)
7	IO(A)	49	GND	91	IO(D)	133	TMS	175	V _{cc}
8	V _{CCIO} (A)	50	TDO	92	IO(D)	134	IO(F)	176	IO(G)
9	IO(A)	51	PLLOUT(1)	93	INREF(D)	135	IO(F)	177	V _{CCIO} (G)
10	IO(A)	52	GNDPLL(2)	94	IO(D)	136	IO(F)	178	GND
11	IO(A)	53	GND	95	IO(D)	137	GND	179	IO(G)
12	V _{cc}	54	V _{CCPLL} (2)	96	IO(D)	138	V _{CCIO} (F)	180	IO(G)
13	INREF(A)	55	PLLRST(2)	97	IO(D)	139	IO(F)	181	IO(G)
14	IO(A)	56	V _{cc}	98	V _{CCIO} (D)	140	IO(F)	182	V _{cc}
15	IO(A)	57	IO(C)	99	IO(D)	141	IO(F)	183	TCK
16	IO(A)	58	GND	100	IO(D)	142	IO(F)	184	V _{cc}
17	IO(A)	59	IO(C)	101	Vpump	143	IO(F)	185	IO(H)
18	IO(A)	60	V _{CCIO} (C)	102	PLLOUT(0)	144	IO(F)	186	IO(H)
19	V _{CCIO} (A)	61	IO(C)	103	GND	145	INREF(F)	187	IO(H)
20	IO(A)	62	IO(C)	104	GNDPLL(1)	146	V _{cc}	188	GND
21	GND	63	IO(C)	105	PLLRST(1)	147	IO(F)	189	V _{CCIO} (H)
22	IO(A)	64	IO(C)	106	V _{CCPLL} (1)	148	IO(F)	190	IO(H)
23	TDI	65	IO(C)	107	IO(E)	149	IO(F)	191	IO(H)
24	CLK(0)	66	IO(C)	108	GND	150	V _{CCIO} (F)	192	IO(H)
25	CLK(1)	67	IO(C)	109	IO(E)	151	IO(F)	193	IO(H)
26	V _{cc}	68	INREF(C)	110	IO(E)	152	IO(F)	194	IN(H)
27	CLK(2),PLLIN(2)	69	IO(C)	111	V _{CCIO} (E)	153	GND	195	V _{cc}
28	CLK(3),PLLIN(1)	70	IO(C)	112	IO(E)	154	IO(F)	196	IO(H)
29	Vded	71	IO(C)	113	V _{CC}	155	PLLOUT(3)	197	IO(H)
30	CLK(4), DEDCLK,PLLIN(0)	72	V _{CCIO} (C)	114	IO(E)	156	GNDPLL(0)	198	IO(H)
31	IO(B)	73	IO(C)	115	IO(E)	157	GND	199	IO(H)
32	IO(B)	74	IO(C)	116	IO(E)	158	V _{CCPLL} (0)	200	IO(H)
33	GND	75	GND	117	IO(E)	159	PLLRST(0)	201	IO(H)
34	V _{CCIO} (B)	76	V _{cc}	118	INREF(E)	160	GND	202	IO(H)
35	IO(B)	77	IO(C)	119	IO(E)	161	IO(G)	203	V _{CCIO} (H)
36	IO(B)	78	TRSTB	120	IO(E)	162	V _{CCIO} (G)	204	GND
37	IO(B)	79	V _{cc}	121	IO(E)	163	IO(G)	205	IO(H)
38	IO(B)	80	IO(D)	122	V _{CCIO} (E)	164	IO(G)	206	PLLOUT(2)
39	IO(B)	81	IO(D)	123	GND	165	V _{cc}	207	GND
40	INREF(B)	82	IO(D)	124	IO(E)	166	IO(G)	208	GNDPLL(3)
41	IO(B)	83	GND	125	IO(E)	167	IO(G)		
42	IO(B)	84	V _{CCIO} (D)	126	IO(E)	168	IO(G)		

280 PBGA Pinout Diagram

Top



Bottom




280 PBGA Pinout Table

Table 30: 280 PBGA Pinout Table


PBGA	Function	PBGA	Function	PBGA	Function	PBGA	Function	PBGA	Function	PBGA	Function
A1	PLLOUT<3>	C10	CLK<5> /PLLIN<3>	E19	IOCTRL <d></d>	K16	I/O <c></c>	R4	I/O <h></h>	U13	I/O
A2	GNDPLL<0>	C11	V _{CCIO} <e></e>	F1	INREF <g></g>	K17	I/O <d></d>	R5	GND	U14	IOCTRL
А3	I/O <f></f>	C12	I/O <e></e>	F2	IOCTRL <g></g>	K18	I/O <c></c>	R6	GND	U15	V _{CCIO}
A4	I/O <f></f>	C13	I/O <e></e>	F3	I/O <g></g>	K19	TRSTB	R7	V _{cc}	U16	I/O
A5	I/O <f></f>	C14	I/O <e></e>	F4	I/O <g></g>	L1	I/O <h></h>	R8	V _{cc}	U17	TDO
A6	IOCTRL <f></f>	C15	V _{CCIO} <e></e>	F5	GND	L2	I/O <h></h>	R9	GND	U18	PLLRST<2>
A7	I/O <f></f>	C16	I/O <e></e>	F15	V _{cc}	L3	V _{CCIO} <h></h>	R10	GND	U19	I/O
A8	I/O <f></f>	C17	I/O <e></e>	F16	IOCTRL <d></d>	L4	I/O <h></h>	R11	V _{cc}	V1	PLLOUT<2>
A9	I/0 <f></f>	C18	I/O <e></e>	F17	I/O <d></d>	L5	V _{cc}	R12	V _{cc}	V2	GNDPLL<3>
A10	CLK<7>	C19	I/O <e></e>	F18	I/O <d></d>	L15	GND	R13	V _{cc}	V3	GND
A11	I/O <e></e>	D1	I/O <g></g>	F19	I/O <d></d>	L16	I/O <c></c>	R14	Vded	V4	I/O <a>
A12	I/O <e></e>	D2	I/O <g></g>	G1	I/O <g></g>	L17	V _{CCIO} <c></c>	R15	GND	V5	I/O <a>
A13	I/O <e></e>	D3	I/O <f></f>	G2	I/O <g></g>	L18	I/O <c></c>	R16	I/O <c></c>	V6	IOCTRL <a>
A14	IOCTRL <e></e>	D4	I/O <f></f>	G3	IOCTRL <g></g>	L19	I/O <c></c>	R17	V _{CCIO} <c></c>	V7	I/O <a>
A15	I/O <e></e>	D5	I/O <f></f>	G4	I/O <g></g>	M1	I/O <h></h>	R18	I/O <c></c>	V8	I/O <a>
A16	I/O <e></e>	D6	I/O <f></f>	G5	V _{cc}	M2	I/O <h></h>	R19	I/O <c></c>	V9	I/O <a>
A17	I/O <e></e>	D7	I/O <f></f>	G15	V _{cc}	М3	I/O <h></h>	T1	I/O <h></h>	V10	CLK<1>
A18	PLLRST<1>	D8	I/O <f></f>	G16	I/O <d></d>	M4	I/O <h></h>	T2	I/O <h></h>	V11	CLK<4> DEDCLK/PLLIN<0>
A19	GND	D9	CLK<8>	G17	I/O <d></d>	M5	V _{CC}	Т3	I/O <a>	V12	I/O
B1	PLLRST<0>	D10	I/O <e></e>	G18	I/O <d></d>	M15	V _{CC}	T4	I/O <a>	V13	I/O
B2	GND	D11	I/O <e></e>	G19	I/O <d></d>	M16	INREF <c></c>	T5	I/O <a>	V14	INREF
B3	I/O <f></f>	D12	I/O <e></e>	H1	I/O <g></g>	M17	I/O <c></c>	T6	IOCTRL <a>	V15	I/O
B4	I/O <f></f>	D13	INREF <e></e>	H2	I/O <g></g>	M18	I/O <c></c>	T7	I/O <a>	V16	I/O
B5	I/0 <f></f>	D14	I/O <e></e>	Н3	I/O <g></g>	M19	I/O <c></c>	Т8	I/O <a>	V17	I/O
В6	INREF <f></f>	D15	I/O <e></e>	H4	I/O <g></g>	N1	IOCTRL <h></h>	Т9	I/O <a>	V18	GNDPLL<2>
B7	I/0 <f></f>	D16	I/O <d></d>	H5	V _{CC}	N2	I/O <h></h>	T10	I/O <a>	V19	GND
В8	I/O <f></f>	D17	I/O <d></d>	H15	V _{cc}	N3	I/O <h></h>	T11	CLK<3> /PLLIN<1>	W1	GND
B9	TMS	D18	I/O <d></d>	H16	V _{cc}	N4	I/O <h></h>	T12	I/O 	W2	PLLRST<3>
B10	CLK<6>	D19	I/O <d></d>	H17	I/O <d></d>	N5	V _{cc}	T13	I/O 	W3	I/O <a>
B11	I/0 <e></e>	E1	I/O <g></g>	H18	I/O <d></d>	N15	V _{CC}	T14	I/O 	W4	I/O <a>
B12	I/O <e></e>	E2	I/O <g></g>	H19	I/O <d></d>	N16	I/O <c></c>	T15	I/O 	W5	I/O <a>
B13	IOCTRL <e></e>	E3	V _{CCIO} <g></g>	J1	I/O <g></g>	N17	I/O <c></c>	T16	I/O 	W6	I/O <a>
B14	I/O <e></e>	E4	I/O <f></f>	J2	I/O <g></g>	N18	IOCTRL <c></c>	T17	V _{CCPLL} <2>	W7	I/O <a>
B15	I/0 <e></e>	E5	GND	J3	V _{CCIO} <g></g>	N19	IOCTRL <c></c>	T18	I/O 	W8	I/O <a>
B16	I/O <e></e>	E6	V _{cc}	J4	I/O <g></g>	P1	I/O <h></h>	T19	I/O 	W9	TDI
B17	V _{CCPLL} <1>	E7	V _{cc}	J5	GND	P2	I/O <h></h>	U1	I/O <a>	W10	CLK<2> /PLLIN<2>
B18	GNDPLL<1>	E8	Vded	J15	V _{cc}	P3	IOCTRL <h></h>	U2	I/O <a>	W11	I/O
B19	PLLOUT<0>	E9	V _{cc}	J16	I/O <c></c>	P4	INREF <h></h>	U3	V _{CCPLL} <3>	W12	I/O
C1	I/O <f></f>	E10	GND	J17	V _{CCIO} <d></d>	P5	V _{cc}	U4	I/O <a>	W13	I/O
C2	V _{CCPLL} <0>	E11	GND	J18	I/O <d></d>	P15	GND	U5	V _{CCIO} <a>	W14	IOCTRL
C3	I/O <f></f>	E12	V _{cc}	J19	I/O <d></d>	P16	I/O <c></c>	U6	INREF <a>	W15	I/O
C4	I/O <f></f>	E13	V _{CC}	K1	V _{cc}	P17	I/O <c></c>	U7	I/O <a>	W16	I/O
C5	V _{CCIO} <f></f>	E14	GND	K2	TCK	P18	I/O <c></c>	U8	I/O <a>	W17	I/O
C6	IOCTRL <f></f>	E15	Vpump	K3	I/O <g></g>	P19	I/O <c></c>	U9	V _{CCIO} <a>	W18	I/O
C 7	I/0 <f></f>	E16	I/O <d></d>	K4	I/O <g></g>	R1	I/O <h></h>	U10	CLK<0>	W19	PLLOUT<1>
C8	I/0 <f></f>	E17	V _{CCIO} <d></d>	K5	GND	R2	I/O <h></h>	U11	V _{CCIO} 		
C9	V _{CCIO} <f></f>	E18	INREF <d></d>	K15	GND	R3	V _{CCIO} <h></h>	U12	I/O 		

484 PBGA Pinout Diagram

Top



Bottom



484 PBGA Pinout Table

4	484 PBGA Pinout Table Table 31: 484 PBGA Pinout Table										
PBGA	Function	PBGA	Function	PBGA	9 31: 484 Function	PBGA PII	Function	PBGA	Function	PBGA	Function
											CLK<4>
A1	I/O <a>	C1	I/O <a>	E1	IOCTRL <a>	G1	I/O <a>	J1	I/O <a>	L1	DEDCLK/PLLIN<0>
A2	PLLRST<3>	C2	I/O <a>	E2	I/O <a>	G2	I/O <a>	J2	I/O <a>	L2	CLK<0>
A3	I/O <a>	C3	V _{CCPLL} <3>	E3	I/O <a>	G3	I/O <a>	J3	I/O <a>	L3	CLK<2>/PLLIN<2>
A4	I/O <a>	C4	PLLOUT<2>	E4	I/O <a>	G4	I/O <a>	J4	I/O <a>	L4	I/O <a>
A5	I/O <a>	C5	I/O <a>	E5	I/O <a>	G5	I/O <a>	J5	I/O <a>	L5	I/O <a>
A6	I/O <h></h>	C6	I/O <h></h>	E6	I/O <h></h>	G6	I/O <a>	J6	I/O <a>	L6	I/O <a>
A7	I/O <h></h>	C7	I/O <h></h>	E7	N/C	G 7	GND	J7	I/O <a>	L7	GND
A8	IOCTRL <h></h>	C8	I/O <h></h>	E8	I/O <h></h>	G8	I/O <h></h>	J8	V _{cc}	L8	GND
A9	I/O <h></h>	C9	IOCTRL <h></h>	E9	I/O <h></h>	G9	I/O <h></h>	J9	GND	L9	GND
A10	N/C	C10	I/O <h></h>	E10	I/O <h></h>	G10	I/O <h></h>	J10	V _{cc}	L10	GND
A11	N/C	C11	I/O <h></h>	E11	V _{cc}	G11	I/O <g></g>	J11	V _{cc}	L11	GND
A12	TCK	C12	I/O <h></h>	E12	I/O <g></g>	G12	GND	J12	GND	L12	GND
A13	I/O <g></g>	C13	I/O <g></g>	E13	I/O <g></g>	G13	I/O <g></g>	J13	V _{CC}	L13	GND
A14	I/O <g></g>	C14	I/O <g></g>	E14	I/O <g></g>	G14	I/O <g></g>	J14	GND	L14	V _{cc}
A15	I/O <g></g>	C15	I/O <g></g>	E15	IOCTRL <g></g>	G15	I/O <g></g>	J15	V _{CC}	L15	V _{cc}
A16	I/O <g></g>	C16	I/O <g></g>	E16	I/O <g></g>	G16	Vpump	J16	I/0 <f></f>	L16	CLK<6>
A17	I/O <g></g>	C17	I/O <g></g>	E17	INREF <g></g>	G17	V _{CCIO} <f></f>	J17	V _{CCIO} <f></f>	L17	V _{CCIO} <f></f>
A18	I/O <g></g>	C18	I/O <g></g>	E18	I/O <g></g>	G18	I/0 <f></f>	J18	I/O <f></f>	L18	I/O <f></f>
A19	I/0 <f></f>	C19	I/0 <f></f>	E19	I/O <f></f>	G19	I/0 <f></f>	J19	I/O <f></f>	L19	CLK<8>
A20	GND	C20	GNDPLL<0>	E20	I/O <f></f>	G20	I/0 <f></f>	J20	I/0 <f></f>	L20	I/O <f></f>
A21	PLLOUT<3>	C21	I/O <f></f>	E21	I/O <f></f>	G21	INREF <f></f>	J21	I/0 <f></f>	L21	I/O <f></f>
A22	I/0 <f></f>	C22	I/0 <f></f>	E22	I/O <f></f>	G22	I/0 <f></f>	J22	I/0 <f></f>	L22	I/O <f></f>
B1	I/O <a>	D1	I/O <a>	F1	I/O <a>	H1	I/O <a>	K1	TDI	M1	I/O
B2	GND	D2	I/O <a>	F2	INREF <a>	H2	I/O <a>	K2	I/O <a>	M2	I/O
В3	GNDPLL<3>	D3	I/O <a>	F3	I/O <a>	Н3	I/O <a>	К3	I/O <a>	M3	I/O
B4	GND	D4	I/O <a>	F4	I/O <a>	H4	I/O <a>	K4	I/O <a>	M4	CLK<3>/PLLIN<1>
B5	I/O <a>	D5	I/O <a>	F5	I/O <a>	H5	IOCTRL <a>	K5	I/O <a>	M5	I/O
В6	I/O <h></h>	D6	I/O <h></h>	F6	V _{CCIO} <a>	Н6	V _{CCIO} <a>	K6	V _{CCIO} <a>	M6	V _{CCIO}
B7	I/O <h></h>	D7	I/O <h></h>	F7	V _{CCIO} <h></h>	H7	I/O <h></h>	K7	I/O <a>	M7	CLK<1>
B8	INREF <h></h>	D8	I/O <h></h>	F8	I/O <h></h>	H8	GND	K8	V _{CC}	M8	V _{cc}
В9	I/O <h></h>	D9	I/O <h></h>	F9	V _{CCIO} <h></h>	Н9	V _{cc}	K9	V _{cc}	M9	V _{cc}
B10	I/O <h></h>	D10	I/O <h></h>	F10	I/O <h></h>	H10	V _{CC}	K10	GND	M10	GND
B11	I/O <h></h>	D11	I/O <h></h>	F11	V _{CCIO} <h></h>	H11	V _{ded}	K11	GND	M11	GND
B12	N/C	D12	I/O <g></g>	F12	V _{CCIO} <g></g>	H12	GND	K12	GND	M12	GND
B13	N/C	D13	I/O <g></g>	F13	I/O <g></g>	H13	V _{CC}	K13	GND	M13	GND
B14	N/C	D14	I/O <g></g>	F14	V _{CCIO} <g></g>	H14	V _{CC}	K14	V _{cc}	M14	GND
B15	I/O <g></g>	D15	IOCTRL <g></g>	F15	N/C	H15	GND	K15	V _{CC}	M15	GND
B16	I/O <g></g>	D16	I/O <g></g>	F16	V _{CCIO} <g></g>	H16	I/0 <f></f>	K16	I/0 <f></f>	M16	GND
B17	I/O <g></g>	D17	I/O <g></g>	F17	N/C	H17	I/0 <f></f>	K17	I/0 <f></f>	M17	I/O <e></e>
B18	I/O <g></g>	D18	I/0 <f></f>	F18	I/O <f></f>	H18	I/0 <f></f>	K18	I/0 <f></f>	M18	I/O <e></e>
B19	PLLRST<0>	D19	V _{CCPLL} <0>	F19	I/O <f></f>	H19	I/O <f></f>	K19	I/O <f></f>	M19	I/O <e></e>
B20	I/0 <f></f>	D20	I/0 <f></f>	F20	IOCTRL <f></f>	H20	I/0 <f></f>	K20	I/0 <f></f>	M20	CLK<7>
B21	I/0 <f></f>	D21	I/0 <f></f>	F21	I/0 <f></f>	H21	I/0 <f></f>	K21	I/0 <f></f>	M21	CLK<5>/PLLIN<3>
B22	I/0 <f></f>	D22	I/0 <f></f>	F22	IOCTRL <f></f>	H22	I/0 <f></f>	K22	I/0 <f></f>	M22	TMS
					(She	et 1 of 2)					

Table 31: 484 PBGA Pinout Table (Continued)

PBGA	Function	PBGA	Function	PBGA	Function	PBGA	Function	PBGA	Function	PBGA	Function
N1	I/O 	P16	I/O <e></e>	T9	N/C	V2	I/O 	W17	I/O <d></d>	AA10	I/O <c></c>
N2	I/O 	P17	I/0 <e></e>	T10	TRSTB	V3	I/O 	W18	I/0 <e></e>	AA11	I/O <c></c>
N3	I/O 	P18	I/O <e></e>	T11	GND	V4	I/O 	W19	I/0 <e></e>	AA12	I/O <d></d>
N4	I/O 	P19	I/O <e></e>	T12	N/C	V5	I/O 	W20	I/0 <e></e>	AA13	I/O <d></d>
N5	I/O 	P20	I/O <e></e>	T13	I/O <d></d>	V6	I/O <c></c>	W21	I/0 <e></e>	AA14	I/O <d></d>
N6	I/O 	P21	I/O <e></e>	T14	N/C	V7	I/O <c></c>	W22	I/0 <e></e>	AA15	I/O <d></d>
N7	I/O 	P22	I/0 <e></e>	T15	I/O <d></d>	V8	I/O <c></c>	Y1	I/O 	AA16	I/O <d></d>
N8	V _{cc}	R1	I/O 	T16	GND	V9	N/C	Y2	I/O 	AA17	I/O <d></d>
N9	V _{cc}	R2	INREF 	T17	I/O <e></e>	V10	I/O <c></c>	Y3	V _{CCPLL} <2>	AA18	I/O <d></d>
N10	GND	R3	I/O 	T18	I/O <e></e>	V11	I/O <c></c>	Y4	I/O <c></c>	AA19	I/O <e></e>
N11	GND	R4	I/O 	T19	I/O <e></e>	V12	V _{cc}	Y5	I/O <c></c>	AA20	GNDPLL<1>
N12	GND	R5	I/O 	T20	I/O <e></e>	V13	N/C	Y6	I/O <c></c>	AA21	I/O <e></e>
N13	GND	R6	I/O 	T21	IOCTRL <e></e>	V14	I/O <d></d>	Y7	I/O <c></c>	AA22	I/O <e></e>
N14	V _{cc}	R7	I/O 	T22	I/O <e></e>	V15	I/O <d></d>	Y8	IOCTRL <c></c>	AB1	I/O
N15	V _{cc}	R8	GND	U1	IOCTRL 	V16	INREF <d></d>	Y9	I/O <c></c>	AB2	GNDPLL<2>
N16	I/0 <e></e>	R9	V _{cc}	U2	I/O 	V17	I/O <d></d>	Y10	I/O <c></c>	AB3	PLLRST<2>
N17	V _{CCIO} <e></e>	R10	V _{cc}	U3	IOCTRL 	V18	I/0 <e></e>	Y11	I/O <d></d>	AB4	I/O
N18	I/0 <e></e>	R11	GND	U4	I/O 	V19	I/0 <e></e>	Y12	I/O <d></d>	AB5	I/O
N19	I/0 <e></e>	R12	Vded	U5	I/O 	V20	I/0 <e></e>	Y13	I/O <d></d>	AB6	I/O <c></c>
N20	I/0 <e></e>	R13	V _{cc}	U6	I/O <c></c>	V21	I/0 <e></e>	Y14	I/O <d></d>	AB7	I/O <c></c>
N21	I/0 <e></e>	R14	V _{cc}	U7	V _{CCIO} <c></c>	V22	I/0 <e></e>	Y15	IOCTRL <d></d>	AB8	IOCTRL <c></c>
N22	I/O <e></e>	R15	GND	U8	N/C	W1	I/O 	Y16	I/O <d></d>	AB9	I/O <c></c>
P1	I/O 	R16	I/O <d></d>	U9	V _{CCIO} <c></c>	W2	I/O 	Y17	I/O <d></d>	AB10	I/O <c></c>
P2	I/O 	R17	V _{CCIO} <e></e>	U10	I/O <c></c>	W3	I/O 	Y18	I/O <e></e>	AB11	I/O <c></c>
P3	I/O 	R18	I/O <e></e>	U11	V _{CCIO} <c></c>	W4	I/O 	Y19	PLLOUT<0>	AB12	I/O <d></d>
P4	I/O 	R19	I/O <e></e>	U12	V _{CCIO} <d></d>	W5	I/O 	Y20	PLLRST<1>	AB13	I/O <d></d>
P5	I/O 	R20	I/O <e></e>	U13	I/O <d></d>	W6	I/O <c></c>	Y21	I/O <e></e>	AB14	I/O <d></d>
P6	V _{CCIO} 	R21	I/O <e></e>	U14	V _{CCIO} <d></d>	W7	N/C	Y22	I/O <e></e>	AB15	I/O <d></d>
P7	I/O 	R22	I/O <e></e>	U15	N/C	W8	I/O <c></c>	AA1	TDO	AB16	IOCTRL <d></d>
P8	V _{CC}	T1	I/O 	U16	V _{CCIO} <d></d>	W9	I/O <c></c>	AA2	PLLOUT<1>	AB17	I/O <d></d>
P9	GND	T2	I/O 	U17	V _{CCIO} <e></e>	W10	I/O <c></c>	AA3	GND	AB18	I/O <d></d>
P10	V _{CC}	Т3	I/O 	U18	I/O <e></e>	W11	I/O <c></c>	AA4	I/O 	AB19	I/O <e></e>
P11	GND	T4	I/O 	U19	I/O <e></e>	W12	I/O <d></d>	AA5	I/O <c></c>	AB20	GND
P12	V _{CC}	T5	I/O 	U20	IOCTRL <e></e>	W13	I/O <d></d>	AA6	I/O <c></c>	AB21	V _{CCPLL} <1>
P13	V _{cc}	T6	V _{CCIO} 	U21	I/O <e></e>	W14	I/O <d></d>	AA7	I/O <c></c>	AB22	I/O <e></e>
P14	GND	T7	GND	U22	INREF <e></e>	W15	I/O <d></d>	AA8	INREF <c></c>		
P15	V _{cc}	Т8	I/O <c></c>	V1	I/O 	W16	N/C	AA9	I/O <c></c>		
	(Sheet 2 of 2)										

Packaging Information

The Eclipse-II product family packaging information is presented in **Table 32**.


NOTE: Military temperature range plastic packages will be added as follow on products to the commercial and industrial products.

Table 32: Packaging Options

Device Information	QL8325		L8325 QL8250		QL8150		QL8050		QL8025	
	Pin	Pitch	Pin	Pitch	Pin	Pitch	Pin	Pitch	Pin	Pitch
	208 PQFP	0.50	208 PQFP	0.50 mm	100 VQFP	0.50 mm	100 VQFP	0.50 mm	100 VQFP	0.50 mm
Package Definitions ^a	280 FBGA	0.80 mm	280 FBGA	0.80 mm	208 PQFP	0.50 mm	208 PQFP	0.50 mm	208 PQFP	0.50 mm
	484 BGA	1.0 mm	484 BGA	1.0 mm	196 CSBGA	0.80 mm	196 CSBGA	0.80 mm	196 CSBGA	0.80 mm

a. PQFP = Plastic Quad Flat Pack; BGA= Ball Grid Array; VQFP = Very Thin Quad Flat Pack; CSBGA = Chip Scale Ball Grid Array; FBGA = Fine Pitch Ball Grid Array

Ordering Information



Contact Information

Telephone: 408 990 4000 (US)

416 497 8884 (Canada)

44 1932 57 9011 (Europe)

49 89 930 86 170 (Germany)

852 8106 9091 (Asia)

81 45 470 5525 (Japan)

E-mail: <u>info@quicklogic.com</u>

Support: support@quicklogic.com

Web site: http://www.quicklogic.com/

Revision History

Table 33: Revision History

Revision	Date	Comments
A Preliminary	August 2002	Brian Faith, Judd Heape, Andreea Rotaru
Rev A	December 2002	Brian Faith, Andreea Rotaru
Rev B	January 2003	Brian Faith, Andreea Rotaru

Copyright and Trademark Information

Copyright © 2002 QuickLogic Corporation. All Rights Reserved.

The information contained in this document and the accompanying software programs is protected by copyright. All rights are reserved by QuickLogic Corporation. QuickLogic Corporation reserves the right to modify this document without any obligation to notify any person or entity of such revision. Copying, duplicating, selling, or otherwise distributing any part of this product without the prior written consent of an authorized representative of QuickLogic is prohibited.

QuickLogic and the QuickLogic logo, pASIC, ViaLink, DeskFab, and QuickWorks are registered trademarks of QuickLogic Corporation; Eclipse, QuickFC, QuickDSP, QuickDR, QuickSD, QuickTools, QuickCore, QuickPro, SpDE, WebASIC, and WebESP are trademarks of QuickLogic Corporation.