
#### Typical Applications


- 3V CDMA Cellular Systems
- 3V CDMA PCS Systems
- 3V TDMA Cellular/PCS Systems
- General Purpose Linear IF Amplifier
- Commercial and Consumer Systems
- Portable Battery Powered Equipment


#### **Product Description**

The RF2627 is a complete AGC amplifier designed for the receive section of 3V CDMA cellular and PCS applications. It is designed to amplify IF signals while providing more than 90dB of gain control range. Noise Figure, IP3, and other specifications are designed for CDMA handsets. This circuit is designed as part of the RFMD CDMA Chip Set, consisting of a Transmit IF AGC Amp, a Transmit Upconverter, a Receive LNA/Mixer, and this Receive IF AGC Amp. The IC is manufactured on an advanced high frequency Silicon Bipolar process, and is packaged in a standard miniature 8-lead plastic MSOP package.



Package Style: MSOP-8





#### Functional Block Diagram

#### Features

- Supports PCS and Cellular Applications
- -48dB to +48dB Gain Control Range
- Single 3V Power Supply
- -2dBm Input IP<sub>3</sub>
- 12MHz to 285MHz Operation
- Monolithic Construction

#### Ordering Information

RF2627 3V CDMA Receive AGC Amplifier RF2627 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com 10


IF AMPLIERS

Rev A8 010711 10-33

## RF2627

**Absolute Maximum Ratings** 

Parameter	Value	Unit			
Supply Voltage	-0.5 to +7.0	$V_{DC}$			
Control Voltage	-0.5 to +5.0	$V_{DC}$			
Input RF Power	+10	dBm			
Operating Ambient Temperature	-40 to +85	°C			
Storage Temperature	-40 to +150	°C			




RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition		
Farailletei	Min.	Тур.	Max.	Offic	Condition	
Overall					T=25°C, 85MHz, $V_{CC}$ =3.0V, $Z_S$ =500Ω, $Z_L$ =500Ω, 500Ω External Input Terminating Resistor, 500Ω External Output Terminating Resistor (Effective $Z_S$ =333Ω, Effective $Z_L$ =250Ω) (See Application Example)	
Frequency Range		12 to 285		MHz		
Maximum Gain	+45	+48		dB	V <sub>GC</sub> =2.4V	
Minimum Gain		-48	-45	dB	V <sub>GC</sub> =0.3V	
Gain Slope		57		dB/V	Measured in 0.5V increments	
Gain Control Voltage Range		0 to 3		$V_{DC}$	Source impedance of 4.7kΩ	
Gain Control Input Impedance		30		kΩ		
Noise Figure		5	8	dB	At maximum gain and 85MHz	
Input IP <sub>3</sub>	-44	-40		dBm	At +40dB gain, referenced to $500\Omega$	
	-4	-2		dBm	At minimum gain, referenced to $500\Omega$	
Stability (Max VSWR)	10:1				Spurious<-70dBm	
IF Input						
Input Impedance		1		kΩ	CDMA, differential	
Power Supply						
Voltage		2.7 to 3.4		V		
Current Consumption		13	15	mA	Minimum gain, V <sub>CC</sub> =3.0V	
Current Consumption		14	16	mA	Maximum gain, V <sub>CC</sub> =3.0 V	

10-34 Rev A8 010711

Pin	Function	Description	Interface Schematic
1	IN+	CDMA Balanced Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with a DC level other than $V_{CC}$ present. A DC to connection to $V_{CC}$ is acceptable. For single-ended input operation, one pin is used as an input and the other CDMA input is AC coupled to ground. The balanced input impedance is $1k\Omega$ , while the single-ended input impedance is $500\Omega$ .	BIAS \$700 Ω CDMA- CDMA-
2	IN-	Same as pin 2, except complementary input.	See pin 1.
3	GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance.	
4	GC	Analog gain adjustment for all amplifiers. Valid control ranges are from 0V to 3.0V. Maximum gain is selected with 3.0V. Minimum gain is selected with 0V. These voltages are only valid for a 4.7 k $\Omega$ DC source impedance.	V <sub>CC</sub> 23.5 kΩ 212.7 kΩ 215 kΩ
5	OUT-	Balanced Output pin. This is an open-collector output, designed to operate into a $250\Omega$ balanced load. The load sets the operating impedance, but an external choke or matching inductor to $V_{CC}$ must also be supplied in order to correctly bias this output. This bias inductor is typically incorporated in the matching network between the output and next stage. Because this pin is biased to $V_{CC}$ , a DC blocking capacitor must be used if the next stage's input has a DC path to ground.	OUT+O CO OUT-
6	OUT+	Same as pin 5, except complementary output.	See pin 5.
7	VCC1	Supply Voltage pin. External bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
8	VCC2	Same as pin 7.	


Rev A8 010711 10-35



R2 sets the balanced output impedance to  $500~\Omega$ . L1 and C2 serve dual purposes. L1 serves as an output bias choke, and C2 serves as a series DC block. In addition, the values of L1 and C2 may be chosen to form an impedance matching network of the load impedance is not  $500~\Omega$ . Otherwise, the values of L1 and C1 are chosen to form a parallel-resonant tank circuit at the IF when the load impedance is  $500~\Omega$ .

### **Evaluation Board Schematic**

(Download Bill of Materials from www.rfmd.com.)




10


AMPLIERS


10-36 Rev A8 010711

# Evaluation Board Layout Board Size 2.750" x 2.000"

Board Thickness 0.031", Board Material FR-4







10

IF AMPLIERS

Rev A8 010711 10-37

OIP3 (dBm)

-20.0

-30.0

-40.0


-50.0

-60.0

0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4

 $V_{GC}$  ( $V_{DC}$ )

10



10-38 Rev A8 010711

OIP3 (dBm)

-20.0

-30.0

-40.0

-50.0

-60.0

0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4

 $V_{GC}\left(V_{DC}\right)$