

### Typical Applications


- Multimode W-CDMA/GSM/DCS/EDGE
- W-CDMA Systems
- GSM Systems

### Product Description


The RF2689 is an integrated complete IF AGC amplifier and quadrature demodulator designed for the receive section of W-CDMA and GSM/DCS applications. It is designed to amplify received IF signals, while providing 70dB of gain control range, a total of 90dB gain, and demodulate to baseband I and Q signals. This circuit is designed as part of RFMD's multimode W-CDMA/GSM/DCS chipset, which also includes the RF2688 W-CDMA/GSM/DCS transmit modulator and IF AGC/Upconverter. The IC is manufactured on an advanced 25GHz  $F_T$  Silicon Bi-CMOS process, and is packaged in a 20-pin, 4mmx4mm, leadless chip carrier.

### Optimum Technology Matching® Applied

- |  |                                   |                                      |
|--|-----------------------------------|--------------------------------------|
| <input type="checkbox"/> Si BJT                | <input type="checkbox"/> GaAs HBT | <input type="checkbox"/> GaAs MESFET |
| <input checked="" type="checkbox"/> Si Bi-CMOS | <input type="checkbox"/> SiGe HBT | <input type="checkbox"/> Si CMOS     |



Functional Block Diagram



Note orientation of package.

#### NOTES:

- 1 Shaded lead is Pin 1.
- 2 Pin 1 identifier must exist on top surface of package by identification mark or feature on the package body. Exact shape and size is optional.
- 3 Dimension applies to plated terminal: to be measured between 0.02 mm and 0.25 mm from terminal end.
- 4 Package Warpage: 0.05 mm max.
- 5 Die Thickness Allowable: 0.305 mm max.

Package Style: LCC, 20-Pin, 4x4

### Features

- Digitally Controlled Power Down Mode
- 2.7V to 3.3V Operation
- Digital LO Quadrature Divide-by-8
- IF AGC Amp with 70dB Gain Control
- 80dB Maximum Voltage Gain

### Ordering Information

RF2689 W-CDMA/GSM/DCS Receive AGC and Demodulator  
RF2689 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc.  
7625 Thorndike Road  
Greensboro, NC 27409, USA

Tel (336) 664 1233  
Fax (336) 664 0454  
<http://www.rfmd.com>

**Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply Voltage	-0.5 to +5	V <sub>DC</sub>
Power Down Voltage (V <sub>PD</sub> )	-0.5 to V <sub>CC</sub> +0.7	V <sub>DC</sub>
Input RF Power	+3	dBm
Ambient Operating Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C

**Caution!** ESD sensitive device.

RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>W-CDMA Mode</b>					
IF Frequency		190		MHz	Temp=25°C, V <sub>CC</sub> =3V, Z <sub>LOAD</sub> =60kΩ diff., LO=1520MHz @ -10dBm, Z <sub>SOURCE</sub> =500Ω diff.
W-CDMA IF Input Impedance		1200		Ω	Single-ended
		2400		Ω	Balance. An external resistor across the differential input is used to define the input impedance.
LO Frequency		1520		MHz	
LO Input Level	-20	-10	0	dBm	
LO Input Impedance		50		Ω	Single-ended.
Maximum Voltage Gain	76	80		dB	Pin-to-Pin voltage gain. Note: 10dB additional voltage gain in input match 50Ω to 500Ω.
Minimum Voltage Gain	5	10	15		
Gain Variation versus V <sub>CC</sub> and Temperature	-3	±1	+3	dB	
Gain Control Voltage	0.3		2.4	V	Defined with external 10kΩ resistor in series with V <sub>GC1</sub> pin. Analog gain control.
Input IP3					Blockers at 10MHz and 20MHz offset.
	-52	-48		dBm	Maximum Gain. V <sub>GC</sub> =2.4V
	-5	0		dBm	Minimum Gain. V <sub>GC</sub> =0.3V
Noise Figure		5	7	dB	Maximum Gain. V <sub>GC</sub> =2.4V
		56	58		Minimum Gain V <sub>GC</sub> =0.3V
Inband Output 1dB Compression	1.5	2.0		V <sub>P-P</sub>	Measured differentially.
Compression					Out of band blocker causing 1dB of inband gain compression. Blocker at 5MHz.
		-48		dBm	Maximum Gain. V <sub>GC</sub> =2.4V
		-17		dBm	Minimum Gain. V <sub>GC</sub> =0.3V
Baseband 3dB Bandwidth	2.25	2.5	2.75	MHz	Butterworth third order, F <sub>C</sub> 2.5M±10%
Sideband Suppression			27	dB	Calibrated. F <sub>CLK</sub> =13MHz, 3dB rolloff from 1MHz offset
DC Offset					A measure of IQ gain match and IQ quadrature accuracy. Measured for baseband frequencies 100kHz to 2.5MHz.
Baseband External Load		20	±40	mV	Resistive Load Impedance.
			60	kΩ	Differentially across op pins.
			5	pF	Capacitive Load Impedance.
Output DC Voltage	V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.6	V <sub>CC</sub> -1.9	V	To ground.
IQ Amplitude Balance		±0.2	±0.5	dB	V <sub>GC</sub> =0.3V, P <sub>IN</sub> =-30dBm
IQ Phase Balance		±2	±5	degree	V <sub>GC</sub> =0.3V, P <sub>IN</sub> =-30dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>GSM/DCS Mode</b>					
IF Frequency		225		MHz	
2nd IF Frequency		45		MHz	
LO Frequency		1080		MHz	
LO Input Level	-20	-10	0	dBM	
LO Input Impedance		50		Ω	
Maximum Voltage Gain	77	83		dB	
Minimum Voltage Gain	-15	-10	-5	dB	
Gain Variation versus V <sub>CC</sub> and Temperature	-3	+2	+3	dB	
Gain Control Voltage	0.3		2.4	V	Defined with external 10kΩ resistor in series with GC pin. Analog gain control.
Noise Figure		6	8	dB	Maximum Gain. V <sub>GC</sub> =2.4V
		80	82		Minimum Gain V <sub>GC</sub> =0.3V
Input IP3	-54	-49		dBm	Blockers at 800kHz and 1650kHz offset.
	-5	0		dBm	Maximum Gain. V <sub>GC</sub> =2.4V
Inband Output 1dB Compression	1.5	2.5		V <sub>P-P</sub>	Minimum Gain. V <sub>GC</sub> =0.3V
Compression					Maximum Gain. Measured differentially.
		-65		dBm	Out of band blocker causing 1dB of inband gain compression. Blocker at 800kHz offset.
		-17		dBm	Maximum Gain. V <sub>GC</sub> =2.4V
GSM IF Input Impedance		1200		Ω	Minimum Gain. V <sub>GC</sub> =0.3V
		2400		Ω	Single-ended
					Balance. An external resistor across the differential input is used to define the input impedance.
Baseband 3dB Bandwidth	225	250	275	kHz	Butterworth third order, F <sub>C</sub> 250k±10%
					3dB rolloff from 50kHz offset
Sideband Suppression	100		400	kHz	Calibrated. F <sub>CLK</sub> =13MHz
			27	dB	Uncalibrated.
DC Offset				mV	A measure of IQ gain match and IQ quadrature accuracy. Measured for baseband frequencies 100kHz to 2.5MHz.
Baseband External Load		20	±60	kΩ	Resistive Load Impedance. Differentially across op pins.
			60		Capacitive Load Impedance. To ground.
Output DC Voltage	V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.6	V <sub>CC</sub> -1.9	V	V <sub>GC</sub> =0.3V, P <sub>IN</sub> =-30dBm
IQ Amplitude Balance		±0.2	±0.5	dB	V <sub>GC</sub> =0.3V, P <sub>IN</sub> =-30dBm
IQ Amplitude Balance		±2	±5	degree	

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Auto Calibration</b>					
F <sub>CLK</sub> Input Frequency <sup>1</sup>	0.4	13	1.0	MHz	
F <sub>CLK</sub> Signal Level		20		V <sub>P-P</sub>	
F <sub>CLK</sub> Pin Input Impedance				kΩ	Single-ended.
Calibration Time			200	us	
Current, Auto Cal.			1	mA	Disabled after calibration.
Current, Once Auto Cal Finished			1	uA	
<b>DC Specifications</b>					
Supply Voltage	2.7	3.0	3.3	V	
Current Consumption					
Power Down		<1		µA	
W-CDMA Standby		5	6	mA	
W-CDMA		8	10	mA	
GSM/DCS Standby		5	6	mA	
GSM/DCS		9	12	mA	
Logic Levels					
V <sub>EN</sub> High Voltage	1.8		V <sub>CC</sub>	V	
V <sub>EN</sub> Low Voltage	0		0.5	V	

<sup>1</sup>Bondout option available for 15.36MHz, 18MHz and 19MHz.

**Mode Control**

## Logic

EN RX Chip Enable

If EN=0 then the whole IC is powered down

Mode Control Truth Table

Mode	EN RX	Mode B	Mode A
Power Down	0	X	X
GSM/DCS RX Warm-Up	1	0	1
GSM/DCS RX	1	1	1
W-CDMA RX Warm-Up	1	0	0
W-CDMA RX	1	1	0

## Auto Calibration Mode

The filters are automatically tuned when the CALEN pin goes high. The filters are reset to a nominal value whenever the CALEN pin goes low. The auto calibration circuitry is independent of the "Mode A/B" and the EN RX control pins. The EN RX and CALEN pins can be connected together if desired.

Truth Table

Mode	W-CDMA Input Amp	GSM Input Amp & 1st Mixer	Fixed Divider	GSM Divider	Second Dividers	VGA	Demod	Baseband & Filters
Power Down	0	0	0	0	0	0	0	0
GSM/DCS RX Warm-Up	0	0	1 (div 2)	0 (div 2)	0 (div 12)	0	0	0
GSM/DCS RX	0	1	1 (div 2)	1 (div 2)	1 (div 12)	1	1	1 (250kHz)
W-CDMA RX Warm-Up	0	0	1 (div 2)	0	1 (div 4)	0	0	0
W-CDMA RX	1	0	1 (div 2)	0	0 (div 4)	1	1	1 (2.5MHz)

Pin	Function	Description	Interface Schematic
1	<b>VGC1</b>	Analog gain control. Valid control voltage ranges are from 0.5V to 2.5V. These voltages are valid with a 10kΩ resistor in series with GC pin.	
2	<b>GSM IN+</b>	GSM IF balanced input. Input internally DC-biased.	
3	<b>GSM IN-</b>	Same as pin 2.	
4	<b>W-CDMA IN+</b>	W-CDMA IF balanced input. Input internally DC-biased.	
5	<b>W-CDMA IN-</b>	Same as pin 4.	See pin 4.
6	<b>VCC</b>	Supply	
7	<b>MODE A</b>	DCS/GSM/GSM RX/W-CDMA mode selection.	
8	<b>LO</b>	LO input pin. Input internally DC-biased.	
9	<b>MODE B</b>	Warm-up mode enable. The input LO buffers and divider chains are enabled.	
10	<b>EN RX</b>	Chip enable.	
11	<b>Q OUT-</b>	Complementary output to Q OUT+.	
12	<b>Q OUT+</b>	Balanced baseband output.	
13	<b>I OUT-</b>	Complementary output to I OUT+.	
14	<b>I OUT+</b>	Balanced baseband output.	
15	<b>CALEN</b>	Calibration enable.	
16	<b>FCLK</b>	$f_{CLK}$ clock reference for the automatic calibration circuitry.	
17	<b>IF-</b>	Complementary output to IF+.	
18	<b>IF+</b>	IF test point output.	
19	<b>VREF2V</b>	2V voltage reference decouple.	
20	<b>VGC2</b>	Gain control decouple.	
Pkg Base	<b>Die Flag</b>	Ground.	

## Application Notes

### Voltage Gain Measurement Set-up

The evaluation board uses a unity voltage gain Op-Amp to simulate the  $60\text{k}\Omega$  differential load impedance condition for the chip. The  $50\Omega$  output impedance of Op-Amp makes the use of a  $50\Omega$  spectrum analyzer power measurement possible. The power gain measured will be considered as RAW Gain. The input impedance of the chip is  $500\Omega$  differential by adding a parallel  $680\Omega$  resistor. The input transformer matches  $50\Omega$  to  $500\Omega$  and results in  $10\text{dB}$  difference between voltage gain and power gain, hence, the voltage gain of the chip is RAW Gain minus  $10\text{dB}$ . Because the input transformer loss is  $0.8\text{dB}$ , it needs to be added to the gain. Since the Op-Amp has the unity voltage gain, the voltage at the evaluation board output is the same as the voltage at chip I or Q output. Therefore, the voltage gain of the chip with  $60\text{k}\Omega$  load can be calculated by

$$G_V = \text{RAW Gain} - 10 + 0.8 (\text{dB})$$

### Input IP3 Measurement

The input IP3 measurement is based on a two tone inter-modulation test condition from the 3GPP standard, which specifies two tones with offset frequencies at  $10\text{MHz}$  and  $20\text{MHz}$ . Due to the on-chip baseband filtering, the two tone output is attenuated and cannot be seen. Since the only parameter observable is the IM3 product, the input IP3 then is calculated by

$$\text{IIP3} = \text{Pin} + 0.5 * (\text{Pin} + \text{RAW Gain} - \text{IM3})$$

### Noise Figure Measurement

The noise figure measurement is based on the noise figure definition  $\text{NF} = N_O - N_I - \text{Gain}$ , where  $N_O$  is the output noise density,  $N_I$  is the input noise density ( $-174\text{dBm/Hz}$  when no input signal is applied) and Gain is the RAW Gain. The output noise density  $N_O$  is measured at  $1\text{MHz}$  offset when no signal input is applied. The NF is calculated by  $\text{NF} = N_O - 174\text{dBm/Hz} - \text{RAW Gain}$ . Since the I and Q re-combination will provide  $3\text{dB}$  extra for signal-to-noise ratio, the actual noise figure is should be reduced by  $3\text{dB}$ . In addition, noise figure should be reduced by the input transformer loss of  $0.8\text{dB}$ . Therefore, the NF is calculated by

$$\text{NF} = N_O + 174 - \text{RAW Gain} - 3 - 0.8 (\text{dB})$$

### 1dB Gain Compression Point Voltage at Baseband Output

The device has a relatively constant  $1\text{dB}$  gain compression point versus  $V_{GC}$ . Gain compression is tested with a CW signal with  $60\text{k}\Omega$  load differential.

### How to Calculate the Power Gain of the Demodulator

In the system analysis for cascaded gain, noise and IP, it is often required to calculate the power gain of the demodulator chip itself in matched load condition. Below is an example on how to determine this power gain value.

For this example, the load impedance is  $60\text{k}\Omega$  differential, the output AC impedance of the I or Q port is  $500\Omega$ , the measured RAW Gain is  $95\text{dB}$ .

First, the power gain from the input of the chip to the input of Op-Amp needs to be calculated. Since the voltage at the  $50\Omega$  load and the voltage at Op-Amp input are the same, the difference of the power gain across the Op-Amp is the ratio of load impedances. Hence, the power gain to the Op-Amp input is  $95\text{dB} - 10\log(60000/50) = 95 - 30 = 65\text{dB}$ .

Second, the power gain of the demodulator itself with matched load is calculated. The mismatch coefficient  $a$  is determined by the mismatch coefficient equation

$$\alpha = 10\log \frac{4R_S R_L}{(R_S + R_L)^2} = 10\log \frac{4 \cdot 500 \cdot 60000}{(500 + 60000)^2} = -15\text{dB}$$

Since the power gain to the input of the Op-Amp  $G'_P = \alpha G_P$ , where  $G_P$  is the power gain of demodulator for matched load. Therefore, the demodulator power gain is  $65+15 = 80$  dB.

#### **AC Coupling in Evaluation Board**

The output I and Q baseband signal is AC coupled for evaluation purposes only. The high-pass corner frequency is at  $1/(2\pi RC) = 1/(6.28 * 30k\Omega * 100nF) = 56Hz$ .

#### **I and Q Output DC Voltage and Its Offset**

Although the I and Q output is AC coupled on the evaluation board, in most applications, it would be DC coupled to the ADC input buffer. The DC voltage at the IC output is  $V_{CC} - 1.6V$  with a possible variation of  $\pm 0.3V$  due to temperature and tolerance. The differential circuit asymmetry would cause common mode DC offset to the extent of  $\pm 40mV$ .

#### **Baseband Filter Calibration Process**


The BB (baseband) filter calibration process is same for both WCDMA and GSM/DCS. After calibration is done, the WCDMA mode sets the circuitry to have a 3dB bandwidth of 2.5MHz, the GSM/DCS mode (if the chip has GSM/DCS mode) sets the circuitry to have a 3dB bandwidth of 250kHz.

The BB filter in the I and Q path needs to be calculated every time after power down. When the FCLK pin is connected to a signal generator with 0dBm output level at 13.0MHz, a logic high at CALEN pin for  $200\mu s$  will calibrate the filter to have 2.5MHz bandwidth with 10% accuracy when WCDMA mode is set, or to 250kHz bandwidth with 10% accuracy when GSM mode is set. The calibration is done when the chip is powered on only. Calibration is independent from all other conditions, e.g. the chip enable could be off.


The calibration circuitry consumes  $400\mu A$ . When the calibration sequence is complete after  $200\mu s$ , the  $I_{CC}$  drops to 0mA.

The 3dB bandwidth is defined to be from the reference level at 1MHz for WCDMA and at 50kHz for GSM/DCS. The 3dB bandwidth is independent of  $V_{GC}$  and  $V_{CC}$ .

The filter can also be calibrated with different clock frequencies from 10MHz to 30MHz to tune the bandwidth over -40% to +60% from its default 3dB bandwidth (2.5MHz for WCDMA and 250kHz for GSM). The 3dB bandwidth is linear with clock frequency.


**Pin Out**

## Application Schematic



## Evaluation Board Schematic

(Download [Bill of Materials](#) from [www.rfmd.com](http://www.rfmd.com).)



## Evaluation Board Layout 3.098" x 3.000"

Board Thickness 0.152", FR-4 Multi Layer

