

FDD spindle motor driver

BA6492BFS

The BA6492BFS is a one-chip IC designed for driving FDD spindle motors. This high-performance IC employs a 3-phase, full-wave soft switching drive system, and contains a digital servo, an index amplifier, two monostable multivibrator elements, and a power save circuit. The compactly packaged IC reduces the number of external components required.

●Applications

Floppy disk drivers

●Features

- 1) 3-phase, full-wave soft switching drive system.
- 2) Digital servo circuit.
- 3) Power save circuit.
- 4) Hall power supply switch.
- 5) Motor speed changeable.
- 6) Index amplifier. Built-in 2 monostable multivibrator.

●Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Applied voltage	V _{cc}	7.0	V
Power dissipation	P _d	950*	mW
Operating temperature	T _{opr}	-25~+75	°C
Storage temperature	T _{stg}	-55~+150	°C
Allowable output current	I _{oMax.}	1000	mA


* Reduced by 7.6 mW for each increase in Ta of 1°C over 25°C.

* Mounted on a glass epoxy PCB (90 X 50 X 1.6 mm).

●Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	V _{cc}	4.2~6.5	V

● Block diagram



● Pin descriptions

Pin No.	Pin name	Function
1	GND	GND
2	S - GND	Signal ground
3	CR2	Mono/multi device 2 timing setting
4	CR1	Mono/multi device 1 timing setting
5	V _{REG}	Constant output voltage
6	SDO	Speed discriminator output
7	INT	Integrating amplifier input (-)
8	Err	Error amplifier input; integrating amplifier output
9	C _{NF}	Current sensing amplifier output (for phase compensation)
10	V _{CC}	Signal power supply
11	R _{NF}	Driver power supply (current sensing pin)
12	A3	Motor output 3
13	A2	Motor output 2
14	P - GND	Driver ground
15	A1	Motor output 1
16	H - GND	Hall device bias switch (ground)
17	H ₁₊	Hall input amplifier 1 input (+)
18	H ₁₋	Hall input amplifier 1 input (-)
19	H ₂₊	Hall input amplifier 2 input (+)
20	H ₂₋	Hall input amplifier 2 input (-)
21	H ₃₊	Hall input amplifier 3 input (+)
22	H ₃₋	Hall input amplifier 3 input (-)
23	IDX ⁺	Index amplifier input (+)
24	IDX ⁻	Index amplifier input (-)
25	FGin ⁺	FG amplifier input (+)
26	FGin ⁻	FG amplifier input (-)
27	FGout	FG amplifier output
28	N. C.	N. C.
29	SC	Speed control
30	OSC	Oscillator input
31	ST / SP	Start/stop pin
32	TOUT	Mono/multi device timing output

● Input/output circuits

- (1) Monostable multivibrator element timing setting
(3, 4 pin)




Fig.1

- (2) Constant voltage output (5 pin)




Fig.2

- (3) Speed discriminator output (6 pin)




Fig.3

- (4) Integrating amplifier (7, 8 pin)




Fig.4

- (5) Motor output (11 ~ 15 pin)




Fig.5

- (6) Hall bias (16 pin)




Fig.6

(7) Hall input (17~22 pin)




Fig.7

(8) Index input (23, 24 pin)




Fig.8

(9) FG amplifier (25~27 pin)




Fig.9

(10) Speed control (29 pin)




Fig.10

(11) External clock input (30 pin)




Fig.11

(12) Start/stop (31 pin)




Fig.12

(13) Timing output (32 pin)




Fig.13

●Electrical characteristics (unless otherwise noted, Ta = 25°C, Vcc = 5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply current 1	I _{cc1}	—	16	24	mA	Operating state
Supply current 2	I _{cc2}	—	—	3	μA	Standby state
Hall in-phase input voltage range	V _{HB}	1.5	—	4.0	V	
Hall amplifier input sensitivity	V _{Hin}	60	—	—	mV _{P-P}	Differential input
Output saturation voltage 1	V _{sat1}	—	0.95	1.2	V	I _{out} = 350 mA (total of upper and lower values)
Output saturation voltage 2	V _{sat2}	—	1.2	1.6	V	I _{out} = 700 mA (total of upper and lower values)
Speed discriminator output high level voltage	V _{DH}	4.7	4.9	—	V	Flow out 500 μA
Speed discriminator output low level voltage	V _{DL}	—	0.1	0.25	V	Flow in 500 μA
Integrated amplifier output high level voltage	V _{EinH}	2.5	2.7	2.9	V	7pin=2.0V
Integrated amplifier output low level voltage	V _{EinL}	1.3	1.5	1.7	V	7pin=3.0V
FG amplifier gain	G _{FG}	39	42	45	dB	f=300Hz
Speed discriminator minimum input	V _{FGmi}	2.0	—	—	mV _{P-P}	FG amplifier input equivalent
Speed discriminator noise margin	V _{FGnm}	—	—	0.5	mV _{P-P}	FG amplifier input equivalent
Error amplifier reference voltage	V _{Err}	2.35	2.55	2.75	V	
Control input gain	G _{Err}	-14.5	-11	-8.5	dB	V8 pin versus V11 pin R _{NF} =0.5Ω
Current limiter voltage	V _{cl}	175	205	235	mV	Voltage between Vcc and V11 pins R _{NF} =0.5Ω
External clock frequency	f _{ck}	—	1000	1100	kHz	
External clock input threshold voltage	V _{ck}	1.0	—	2.0	V	
Start/stop voltage, HIGH	V _{SSH}	3.0	—	5.0	V	Standby state
Start/stop voltage, LOW	V _{SSL}	0.0	—	1.5	V	Operating state
Revolving speed switch voltage, HIGH	V _{SCH}	4.0	—	5.0	V	Synchronized at f _{FG} = 360 Hz
Revolving speed switch voltage, MED	V _{SCM}	2.0	—	3.0	V	Synchronized at f _{FG} = 600 Hz
Revolving speed switch voltage, LOW	V _{SCL}	0.0	—	1.0	V	Synchronized at f _{FG} = 300 Hz
Hall bias saturation voltage	V _{HG}	1.2	1.5	1.8	V	Flow in 10 mA
Index in-phase input voltage range	V _{BIID}	1.5	—	4.0	V	
Index input offset voltage	V _{OSID}	-5	0	+5	mV	
Index input hysteresis 1	V _{hyID1}	8	18	28	mV	
Index input hysteresis 2	V _{hyID2}	-28	-18	-8	mV	
Regulator voltage	V _{reg}	2.0	2.3	2.6	V	
MM1 timing accuracy 1	T1	1.80	2.00	2.20	ms	29pin= "L"
MM1 timing accuracy 2	T2	1.50	1.67	1.83	ms	29pin= "H"
MM1 timing accuracy 3	T3	0.90	1.00	1.10	ms	29pin= "M"
MM2 timing accuracy	T4	1.50	2.14	2.78	ms	
MM1 timing ratio 1	T1 / T2	1.15	1.20	1.25	—	
MM1 timing ratio 2	T1 / T3	1.90	2.00	2.10	—	
Timing output resistance	R _{OID}	17	25	33	kΩ	
Timing LOW level output voltage	V _{OID}	—	0.2	0.4	V	Flow in 500 μA

©Not designed for radiation resistance.

● Circuit operation

(1) Motor drive circuits

The motor driver employs a 3-phase, full-wave soft switching current drive system, in which the rotor position is sensed by Hall elements. The motor drive current is sensed by a small resistor (R_{NF}). The total drive current is controlled and limited by sensing the voltage developed across this resistor. The motor drive circuit consists of Hall amplifiers, an amplitude control circuit, a driver, an error amplifier, and a current feedback amplifier (Fig. 14). The waveforms of different steps along the signal path from the Hall elements to the motor driver output are shown in Fig. 15. The Hall amplifiers receive the Hall elements voltage signals as differential inputs. Next, by deducting the voltage signal of Hall elements 2 from the voltage signal of Hall elements 1, current signal H1, which has a phase 30 degrees ahead of Hall elements 1, is created. Current signals H2 and H3 are created likewise. The amplitude control circuit then amplifies the H1, H2, and H3 signals according to the current feedback amplifier signal. Then, drive current signals are produced at A1, A2, and A3 by applying a constant magnification factor. Because a soft switching system is employed, the drive current has low noise and a low total current ripple. The total drive current is controlled by the error amplifier input voltage. The error amplifier has a voltage gain of about -11dB (a factor of 0.28). The current feedback amplifier regulates the total drive current, so that the error amplifier output voltage ($V1$) becomes equal to the V_{RNF} voltage, which has been voltage-converted from the total drive current through the R_{NF} pin. If $V1$ exceeds the current limiter voltage (V_{cl}), the constant voltage V_{cl} takes precedence, and a current limit is provided at the level of V_{cl}/R_{NF} .

The current feedback amplifier tends to oscillate because it receives all the feedback with a gain of 0dB . To prevent this oscillation, connect an external capacitor to the C_{NF} pin for phase compensation and for reducing the high frequency gain.

(2) Speed control circuit

The speed control circuit is a non-adjustable digital servo system that uses a frequency locked loop (FLL). The circuit consists of an $1/2$ frequency divider, an FG amplifier, and a speed discriminator (Fig. 16).

An internal reference clock is generated from an external

clock signal input. The $1/2$ frequency divider reduces the frequency of the OSC signal. The FG amplifier amplifies the minute voltage generated by the motor FG pattern and produces a rectangular-shaped speed signal. The FG amplifier gain ($G_{FG} = 42\text{dB}$, typical) is determined by the internal resistance ratio.

For noise filtering, a high-pass filter is given by C3 and a resistor of $1.6\text{k}\Omega$ (typical), and a low-pass filter is given by C4 and a resistor of $200\text{k}\Omega$ (typical). The cutoff frequencies of high-pass and low-pass filters (f_H and f_L , respectively) are given by:

$$f_H = \frac{1}{2\pi \times 1.6\text{k}\Omega \times C3} \quad f_L = \frac{1}{2\pi \times 200\text{k}\Omega \times C4}$$

The C3 and C4 capacitances should be set so as to satisfy the following relationship:

$$f_H < f_{FG} < f_L$$

where f_{FG} is the FG frequency. Note that the FG amplifier inputs have a hysteresis.

The speed discriminator divides the reference clock and compares it with the reference frequency, and then outputs an error pulse according to the frequency difference. The motor rotational speed N is given by:

$$N = 60 \cdot \frac{f_{osc}}{n} \cdot \frac{1}{z} \quad (1)$$

f_{osc} is the reference clock frequency,
 n is (speed discriminator count) $\times 2$,
 z is the FG tooth number.

The discriminator count depends on the speed control pin voltage.

Speed control pin	Count
H	1388
M	834
L	1666

The integrator flattens out the error pulse of the speed discriminator and creates a control signal for the motor drive circuit (Fig. 17).

(3) Index signal circuit

The index signal circuit receives and amplifies differential inputs of Hall device signals. The Hall inputs have a hysteresis. The monostable multivibrator devices create a delay time from the zero-cross point, and outputs a pulse after the delay time. The delay time and the pulse width can be set arbitrarily with the time constant of the external CR. The following equations are given for the delay times T1, T2, and T3 for the speed control pin voltage levels of LOW, HIGH, and MEDIUM, respectively:

$$T1 \doteq 1.35 \times C5 \times VR \text{ [sec]} \quad (\text{Typ.})$$

$$T2 \doteq 1.13 \times C5 \times VR \text{ [sec]} \quad (\text{Typ.})$$

$$T3 \doteq 0.68 \times C5 \times VR \text{ [sec]} \quad (\text{Typ.})$$

$$T4 \doteq 2.14 \times 10^5 \times C4 \text{ [sec]} \quad (\text{Typ.})$$

$$T1/T2 = 1.2 \quad (\text{Typ.})$$

$$T1/T3 = 2.0 \quad (\text{Typ.})$$

The delay angle remains constant regardless of changes in the motor speed.

(4) Other circuits

The start/stop circuit puts the IC to the operational state when the control pin is LOW, and to the standby state (circuit current is nearly zero) when the control pin is HIGH. The Hall elements bias switch, which is linked to the start/stop circuit, is turned off during the standby state, so that the Hall elements current is shut down.

The thermal shutdown circuit shuts down the IC currents when the chip junction temperature is increased to about 175°C (typical). The thermal shutdown circuit is deactivated when the temperature drops to about 20°C (typical).




Fig.14 Motor drive circuit

● Circuit operation




Fig.15 I/O waveforms




Fig.16 Speed control circuit




Fig.17 Control signal waveforms

●Application example




Fig.18

●Operation notes

(1) Thermal shutdown circuit

This circuit shuts down all the IC currents when the chip junction temperature is increased to about 175°C (typical). The circuit is deactivated when the temperature drops to about 155°C (typical).

(2) Hall elements connection

Hall elements can be connected in either series or paral-

lel. When connecting in series, care must be taken not to allow the Hall output to exceed the Hall common-mode input range.

(3) Hall input level

Switching noise may occur if the Hall input voltage (17~22 pin) is too high. Differential inputs of about 100mV (peak to peak) are recommended.

(4) Driver ground pin (pin 14)

Pin 14, which is the motor current ground pin, is not connected to the signal ground pins (pin 1 and 2). Design a proper conductor pattern in consideration of the motor current that flows through pin 14.

(5) External clock

For the external clock, make sure that the pin30 voltage is always less than V_{CC} and more than the ground voltage.

●Electrical characteristic curves




Fig.19 Power dissipation curve




Fig.20 Circuit current vs. power supply voltage




Fig.21 Low-side output saturation voltage vs. output current




Fig.22 High-side output saturation voltage vs. output current




Fig.23 R_{NF} voltage vs. control input voltage

● External dimensions (Units: mm)

