# Single-chip 4-bit microcontroller for CD-DA BU34381

The BU34381 is a 4-bit microcomputer designed for CD-DA players, and has a wide array of internal I / O components, including an 8-bit, 8-channel AD converter, pulse width counter (PWC), two serial I / O, and an LCD controller / driver capable of displaying up to 80 segments. All LCD segments are programmable for CMOS output. These I / O components allow for multifunction applications with a low number of pins.

### Applications

Portable CD-DA players, portable CD stereos

### Features

- 1) High speed operations and low voltage. ( $V_{DD}$  = 2.7  $\sim$  5.5V at 4.4MHz)
- 2) Internal 8-bit, 8-channel AD converter.
- 3) Internal pulse width counter.
- 4) Two internal serial input / outputs.

- Internal 20-segment, 4-common LCD controller / driver. (usable with 3 commons)
- All segments output by the LCD controller / driver are programmable for CMOS output.

### ● Absolute maximum ratings (Ta = 25°C)


Parameter	Symbol	Limits	Unit
Applied voltage	V <sub>DD</sub>	<b>−</b> 0.3∼ <b>+</b> 7.0	٧
Power dissipation	Pd	500*	mW
Operating temperature	Topr	<b>−25~+75</b>	°C
Storage temperature	Tstg	<b>−55∼</b> +125	C

<sup>\$</sup> Reduced by 5.0 mW for each increase in Ta of 1°C over 25°C.


## ■Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	VDD	2.7	_	5.5	V
Input high level voltage (without hysteresis)	ViH	0.7V <sub>DD</sub>		V <sub>DD</sub>	٧
Input low level voltage (without hysteresis)	Vı∟	0		0.3V <sub>DD</sub>	٧
Input high level voltage (with hysteresis)	Vihs	0.75V <sub>DD</sub>	_	VDD	٧
Input low level voltage (with hysteresis)	Vils	0	ļ	0.25V <sub>DD</sub>	V

# Block diagram



# Pin assignments



### Pin descriptions


Pin No.	Pin name	1/0	Function	Туре
24~27 28~31 35~38	P00~P03 P10~P13 P20~P23 (PI011A block)	1/0	4-bit input and output Each bit is programmable for input or output (open drain output N-channel) Pull-up resistor ON/OFF operation is programmable (each bit can be set separately). Resetting turns the pull-up resistors off via input. *1	D
43~46	W0∼W3 (STP04A block)	I	Standard 4-bit input Programmable for stop cancel input or interrupt request signal output (each bit can be set separately). Pull-up resistor ON/OFF operation is programmable (each bit can be set separately). Resetting turns the pull-up resistors off.	С
42	BIN (BIX03A block)	ı	Standard 1-bit input Programmable for stop cancel input or interrupt request signal output. Pull-up resistor ON/OFF operation is programmable. Resetting turns the pull-up resistors off.	С


<sup>\*1</sup> Because these pins reach high impedance immediately after resetting, some applications may require pin processing.

Pin No.	Pin name	1/0	Function	Туре
21, 39	SINO, SIN1	I	8-bit serial data input	Α
22, 40	SIO0, SIO1	1/0	8-bit serial data input/output     Programmable for input or output	Е
23, 41	SCK0, SCK1 (SIO04B block)	1/0	Clock input/output for serial data transmission and reception     Programmable selection from among 3 internal clocks and     external clock	E
52~59	ADC0~ADC7 (ADC83A block)	ı	<ul> <li>Analog data input</li> <li>Each bit programmable for digital data input</li> <li>Resetting returns all pins to analog input.</li> </ul>	G
1~4 5~8 9~12 13~16 17~20	SEG00~03 SEG04~07 SEG08~11 SEG12~15 SEG16~19	0	Programmable for LCD segment output or CMOS small-current output (set in 4-pin groups) Resetting returns all pins to CMOS small-current output (LOW polarity output)	F
61~64	COM0~COM3 (LCD07A block)	0	LCD common output     During 1/3 duty, COM3 outputs the ground level	F
32	PWC (PWC01A block)	1	• Pulse input	Α
33, 34	T0, T1 (TMR03B block)	1	External count clock input     Usable for 1-bit input	J
49	OSC1	1	Oscillator input     External clock input	Н
50	OSC2 (OSC03A block)	0	Oscillator output	I
60	TEST	1	Test input (This is a chip test pin that contains an internal pull-down resistor and so should normally remain open.)	В
47	RESET	1	Reset input (Setting this pin to LOW resets the CPU.)	Α
51	VDD	_	Power supply	_
48	GND	_	• Ground	_




# Input / output circuits







· Hysteresis input of internal pull-down resistor





operation of pull-up resistor





open drain output














●Electrical characteristics (at 5V) (unless otherwise noted, Ta = 25°C, VDD = 5V)

Parameter	Symbol	Pin	Min.	Тур.	Max.	Unit	Conditions
STOP circuit current	Iddst		_	_	1	μΑ	STOP mode
HALT circuit current	Іррнт		_	1	_	mA	• HALT mode • fosc = 4.4MHz
Operating supply current	IDDOP		_	4	_	mA	• fosc = 4.4MHz
Clock frequency	fosc	OSC1, OSC2	2	_	4.4	MHz	
Input high level voltage 1	VIH1	P00~P03, P10~P13, P20~P23, T0, T1, ADC0~ADC7	3.5	_	_	V	• P = input • ADC = digital input
Input high level voltage 2	V <sub>IH2</sub>	W0~W3, BIN, SIN0, SIN1, SIO0, SIO1, SCK0, SCK1, PWC, TEST, RESET	3.75	_	_	V	Hysteresis input     SIO, SCK = input
Input high level voltage 3	Vінз	OSC1	3.9	_	_	٧	External clock input
Input low level voltage 1	VIL1	P00~P03, P10~P13, P20~P23, T0, T1, ADC0~ADC7	_	_	1.5	٧	• P = input • ADC = digital input
Input low level voltage 2	VIL2	W0~W3, BIN, SINO, SIN1, SIOO, SIO1, SCKO, SCK1, PWC, TEST, RESET	_	_	1.25	v	Hysteresis input     SIO, SCK = input
Input low level voltage 3	VILЗ	OSC1	_	_	1.1	٧	External clock input
Input high level current 1	Ін	P00~P03, P10~P13, P20~P23, W0~W3, BIN, SIN0, SIN1, SIO0, SIO1, SCK0, SCK1, ADC0~ADC7, PWC, T0, T1, RESET	_	_	1	μΑ	No pull-down resistor P, SIO, SCK = input VIN = VDD
Input high level current 2	I <sub>IH2</sub>	TEST	35	70	140	μΑ	Internal pull-down     resistor     VIN = VDD
Input low level current 1	liL1	P00~P03, P10~P13, P20~P23, W0~W3, BIN, SIN0, SIN1, SIO0, SIO1, SCK0, SCK1, ADC0~ADC7, PWC, T0, T1, RESET, TEST	_	_	-1	μΑ	No pull-down resistor P, SIO, SCK = input V <sub>IN</sub> = GND
Input low level current 2	lıl2	P00~P03, P10~P13, P20~P23, W0~W3, BIN	-90	-125	-160	μΑ	Internal pull-down resistor     VIN = GND
Output high level voltage 1	Vон1	SIO0, SIO1, SCK0, SCK1	4.5	_	_	V	• SIO, SCK = output • I <sub>OH</sub> = -500 μ A
Output high level voltage 2	V <sub>OH2</sub>	SEG00~SEG19, COM0~COM3	4.5	_	_	٧	• Ioн = −250 <i>µ</i> A
Output low level voltage 1	V <sub>OL1</sub>	P00~P03, P10~P13, P20~P23, SIO0, SIO1, SCK0, SCK1	_	_	0.4	٧	• P,SIO,SCK = output • loL = 1.6mA
Output low level voltage 2	V <sub>OL2</sub>	SEG00~SEG19, COM0~COM3	_	_	0.7	٧	• loL = 1.0mA
Output leakage current	lL	P00~P03, P10~P13, P20~P23	_	_	1	μΑ	• P = high -impedance output
OSC feedback current	IFO	OSC1, OSC2	-4.0	-10	-14	μΑ	• Approx. 500 kΩ

Parameter	Symbol	Pin	Min.	Тур.	Max.	Unit	Conditions
A/D conversion resolution	RES	ADC0~ADC7	_	8	_	bits	
A/D conversion settling time	ts	ADC0~ADC7	_	25	_	мс	MC: machine cycle
A/D conversion linearity error	EL	ADC0~ADC7	_	_	±3	LSB	
LCD 2 / 3 level output voltage	V <sub>1</sub>	COM0~COM3 SEG00~SEG19	_	2	_	٧	
LCD 2 / 3 level output voltage	V2	COM0~COM3 SEG00~SEG19	_	1	_	٧	

<sup>\* 1</sup> machine cycle = 1/6 oscillation frequency

●Electrical characteristics (at 3V) (unless otherwise noted, Ta = 25°C, VDD = 3V)

Parameter	Symbol	Pin	Min.	Тур.	Max.	Unit	Conditions
STOP circuit current	Іррят		_	_	1	μA	• STOP mode
HALT circuit current	Іррнт		_ O.		_	mA	• HALT mode • fosc = 4.4MHz
Operating supply current	IDDOP		_	1.5	_	mA	• fosc = 4.4MHz
Clock frequency	fosc	OSC1, OSC2	2	_	4.4	MHz	
Input high level voltage 1	VIH1	P00~P03, P10~P13, P20~P23, T0, T1, ADC0~ADC7	2.1	_	_	٧	• P = input • ADC = digital input
Input high level voltage 2	V <sub>IH2</sub>	W0~W3, BIN, SIN0, SIN1, SIO0, SIO1, SCK0, SCK1, PWC, TEST, RESET	2.25	_	_	V	Hysteresis input     SIO, SCK = input
Input high level voltage 3	Vінз	OSC1	2.4	_	–	٧	External clock input
Input low level voltage 1	VIL1	P00~P03, P10~P13, P20~P23, T0, T1, ADC0~ADC7	_	_	0.9	v	• P = input • ADC = digital input
Input low level voltage 2	VIL2	W0~W3, BIN, SIN0, SIN1, SIO0, SIO1, SCK0, SCK1, PWC, TEST, RESET	_	_	0.75	v	Hysteresis input     SIO, SCK = input
Input low level voltage 3	VIL3	OSC1	_	_	0.65	٧	External clock input
Input high level current 1	Інт	P00~P03, P10~P13, P20~P23, W0~W3, BIN, SIN0, SIN1, SIO0 SIO1, SCK0, SCK1, ADC0~ADC7, PWC, T0 T1, RESET	_	_	1	μΑ	No pull-down resistor P, SIO, SCK = input  Vin = VdD
Input high level current 2	lıH2	TEST	10	20	35	μΑ	Internal pull-down resistor     VIN = VDD
Input low level current 1	lu.1	P00~P03, P10~P13, P20~P23, W0~W3, BIN, SIN0, SIN1, SIO0 SIO1, SCK0, SCK1, ADC0~ADC7, PWC, T0 T1, RESET, TEST	_	_	-1	μΑ	No pull-down resistor P, SIO, SCK = input Vin = GND
Input low level current 2	lıı2	P00~P03, P10~P13, P20~P23, W0~W3, BIN	-20	-40	-60	μΑ	Internal pull-up     resistor     V <sub>IN</sub> = GND
Output high level voltage 1	Vон1	SIO0, SIO1, SCK0, SCK1	2.5	_	_	٧	• SIO, SCK = output • IoH = -500 μ A
Output high level voltage 2	V <sub>OH2</sub>	SEG00~SEG19, COM0~COM3	2.5	_	_	V	• Ioн = −250 <i>µ</i> A
Output low level voltage 1	Vol1	P00~P03, P10~P13, P20~P23, SIO0, SIO1, SCK0, SCK1	_	_	0.6	٧	• P,SIO,SCK = output • IoL = 1.6mA
Output low level voltage 2	Vol2	SEG00~SEG19, COM0~COM3	_	_	0.7	V	• IoL = 0.8mA
Output leakage current	lL .	P00~P03, P10~P13, P20~P23	_	_	1	μΑ	• P = high- impedance output
OSC feedback current	IFO	OSC1, OSC2	-1.5	-3	-5	μΑ	• Approx. 1 M Ω

Optical disc ICs BU34381

Parameter	Symbol	Pin	Min.	Тур.	Max.	Unit	Conditions
A/D conversion resolution	RES	ADC0~ADC7	_	8	_	bits	
A/D conversion settling time	ts	ADC0~ADC7	_	25	_	МС	MC: machine cycle *
A/D conversion linearity error	EL	ADC0~ADC7	_	_	±3	LSB	
LCD 2 / 3 level output voltage	V <sub>1</sub>	COM0~COM3 SEG00~SEG19	_	2	_	٧	
LCD 2 / 3 level output voltage	V <sub>2</sub>	COM0~COM3 SEG00~SEG19	_	1	_	٧	

<sup>\* 1</sup> machine cycle = 1/6 oscillation frequency

### Hardware descriptions

- (1) Operates on a single power supply ( $V_{DD} = 2.7 \sim 5.5V$ )
- (2) Memory size

ROM :  $12288 \times 8$  bits RAM :  $512 \times 4$  bits LCD display RAM:  $20 \times 4$  bits

(3) Instruction execution time (1 cycle instruction)

1.5µsec: (at 4MHz)

- (4) Subroutine nesting: 8 levels
- (5) Interrupts: 6 factors

External : 3 factors

Internal (time counter, serial I / O): 3 factors (6) ROM data table function (data table area: 12KB)

- (7) Two energy-saving modes (STOP / HALT)
- (8) Internal 20-segment LCD driver adaptable for various types of displays

Bias : 1/3

Duty settings : 1 / 3, 1 / 4 (programmable) Internal bias resistor (3 stages, approx.  $50k\Omega$ )

(9) LCD segment output is program-switchable to CMOS output

All 20 segments can be selected in 4-bit groups

Resetting: CMOS small-current output port, LOW polarity

- (10) Internal remote control receiver (pulse width counter)
- (11) Internal 8-channel, 8-bit A / D converter
- (12) A / D input is programmable in 1-bit units as digital input
- (13) Internal 8-bit timer counter (also used as event counter)
- (14) Two internal serial input / outputs (LSB fast) that simplify interface with external LSI chips
- (15) 12 input / outputs (programmable pull-up)
- (16) 5 inputs (programmable pull-up)

# ●External dimensions (Units: mm)

