## SA8803

## LIGHT EMITTING DIODE DRIVER

## FEATURES

- Drives 24 LED's under control of Serial Interface
- Light Emitting Diode intensity programmable using a single resistor
- Automatic lamp test facility on reset (MRST)
- Minimal external components
- LED intensity constant, regardless of number of LED's illuminated


## DESCRIPTION

The block Diagram of the SA8803 is shown in Fig. 1. A control word is clocked into the device via the DATA pin with a local clock provided to pin CLK. The control word comprises a 3-bit chip address, a 5-bit LED address and a Status (on/off) bit. Provided that the Chip Adress matches the setting on pins AD0..AD2 then the LED State Register is addressed and the state of the selected LED is set according to the Status bit in the Control word.
The LEDs are driven by banks of Constant Current Sources in which the value of the current in all six banks is set by a single external resistor connected between pin INTENS and VEE. The total current drained by the device and the LEDs may be fixed at six times the LED current by connecting pin CC to GND.
The status of all LEDs can be verified at any time by pulling the TEST pin low. When tis happens the contents of the LED Status Register are clocked out of the SA8803 on the pin DOUT. An additional test feature is that al LEDs are illuminated for a short period after power up to simplify system testing.

- 11 Bit Information word controls up to 192 LED's (using eight SA8803s)
- Readback of LED status
- Requires a local clock of 8 times the data rate
- Constant current from power supply option


## PIN CONNECTIONS



FIGURE 1: BLOCK DIAGRAM


## PIN DESCRIPTION

| Pin | Designation | Description |
| :---: | :---: | :---: |
| $1 . .3$ | AD0..AD2 | Device address input pins. The binary code set up on these pins, must match the address field of the control word, before device access may be achieved. These Schmitt-triggered inputs have on-chip pull-up resistors. |
| 4 | DOUT | This output is used for the manufacturers test requirements and MUST be left open. |
| 5 | CC | Constant Current Drain Select.This Schmitt-triggered input has on-chip pullup provided. |
| $\begin{aligned} & \hline 7 . .10, \\ & 12 . .14, \\ & 16 . .18, \\ & 20 . .21, \\ & 24 . .26 \\ & 28 . .30 \\ & 32 . .34, \\ & 36 . .38 \end{aligned}$ | LED1..LED4, LED5.LED7 LED8..LED10, LED11..LED12, LED13..LED15, LED16..LED18, LED19..LED21, LED22..LED24 | High current LED drive terminal outputs. |
| 22 | INTENS | This analog input is used to set the drive current supplied to the LED's. A resistor is connected from this pin to $\mathrm{V}_{\text {EE }}$. |
| 39 | $\overline{T E S T}$ | Active low input that enables the internal LED status word to be output from the DOUT pin. This Schmitt-triggered input has on-chip pullup provided. |
| 40 | NC | Internally Unconnected. |
| 41 | CLK | External clock Schmitt-triggered input runs at 8X the data rate (Baud rate). |
| 42 | $\overline{\text { MRST }}$ | This active low Schmitt-Trigger input may be used to reset all internal registers. When active (low) this input will cause all LED's to be driven for the duration of MRST (lamp test). When MRST goes inactive all LED's will be turned off. On-chip pullup provided. |
| 43 | GND | OV Supply Input for logic (0V) |
| 44 | DATA | Serial data input. Accept data in the form of an 11-bit information word. This Schmitt-triggered input has onchip pullup provided. |
| $\begin{aligned} & 11,19, \\ & 27,35 \end{aligned}$ | VEE | Negative Supply Inputs (-5V) |
| $\begin{aligned} & \hline 6,15, \\ & 23,31 \\ & \hline \end{aligned}$ | VDD | Positive Supply Inputs (+5V) |

Note: All inputs and outputs are CMOS compatible, unless otherwise specified.

## FUNCTIONAL DESCRIPTION

## 1. Control Word

The control word written serially into the DATA pin, will contain 9 information bits.
The data structure is illustrated in Figure 2 below.
Because the chip address is 3 bits wide, a single chip controller will be able to address 8 SA8803 devices. Each SA8803 can drive 24 LED's, which means that the controller is capable of addressing 192 LED's. The address bits in the control word are internally compared with the address on the AD0..AD2 address lines to determine if the SA8803 is being addressed.
Table 1. LED Addresses

| L5 | L4 | L3 | L2 | L1 | LED |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | IGNORED |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 2 |
|  |  | etc |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 24 |
| 1 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 1 | IGNORED |
| 1 | 1 | 1 | 1 | 1 |  |
| 1 | 1 | 1 | 1 | 1 |  |

## FIGURE 2: CONTROL WORD STRUCTURE

## 9-BIT CONTROL WORD

$\square S B / L 1 \times L 2 \times L 3 \times L 4 \times L 5 \times S \times A 0 \times A 1 \times A 2 \times E \times S B$

| SB | $=$ START BIT |
| :--- | :--- |
| L1 ...L5 | $=$ LED BIT ADDRESS INSIDE BANK |
| A0 ... A2 | $=$ DEVICE BIT ADDRESS |
| E | $=$ END BIT |
| S | $=$ STATUS BIT |
| DR-00595 |  |

As can be seen from the structure of the control word, the controller should send 1 start bit, 9 data bits, and 1 stop bit.
When a LED is addressed its state will be set according to the status bit. A logic one will enable the LED, and a logic zero will disable the LED.

## 3. LED Intensity Control

The LED "on" current $\left(I_{D}\right)$, is determined by the current flowing from the INTENS pin through the external resistor. The values of $I_{D}$ can be calculated as follows:

$$
I_{D}=K_{T} \cdot \frac{V_{X}}{R}
$$

$\mathrm{K}_{\mathrm{T}}$ - Current Transfer Ratio of the Internal Current Mirror (typically 10.0)
R - The programming resistor value
$\mathrm{V}_{\mathrm{x}}$ - The voltage drop across the external resistor (internally controlled to 5.0V)
4. Constant Current Mode

When the CC pin is pulled high, the device will draw a constant current from the $V_{D D}$ supply which is equal to all LED's in the "on"condition regardless of the status of the LED's.
5. Clock Characteristics
$\mathrm{S}_{\text {CLK }}$ is the internal synchronous clock derived from the asynchronous external clock applied at the CLK input pin. It divides the external clock by 8. Theoretically the rising edge of $S_{\text {CLK }}$ (synchronous Clock) should be in the middle of every bit, as shown in Figure 4. Because of phase shift due to the clock frequency being more or less than 8 times the baud rate, this edge may shift its position with regard to the bit period $\left(B_{p}\right)$. The extreme case that may still be tolerated is an edge arriving at either the beginning, or end of bit 11. This represents the maximum shift that can be tolerated for valid data to be received for an inaccurate input clock frequency ( $\mathrm{F}_{\mathrm{o}}$ ).

FIGURE 3: TIMING DIAGRAM


DR-00596

The acceptable Clock pulse Period ( $\mathrm{T}_{\mathrm{o}}$ ) may be calculated as follows:
The rising edge may not shift more than half a bit period ( $B_{p}$ ), therefore:
$11 \times B_{P}-\left(1 / 2 \times B_{P}\right)<11 \times 8 \times T_{0}<11 \times B_{P}\left(1 / 2 \times B_{P}\right)$
Therefore:

$$
\begin{array}{ll}
11 \times 8 \times \mathrm{T}_{\mathrm{O}}=11 \times \mathrm{B}_{\mathrm{P}} \pm\left(1 / 2 \times \mathrm{B}_{\mathrm{P}}\right) \\
\therefore & \mathrm{T}_{\mathrm{O}}=\left(\mathrm{B}_{\mathrm{P}} \div 8\right) \pm \frac{\left(\mathrm{B}_{\mathrm{P}} \div 8\right)}{22} \\
\therefore & \mathrm{~T}_{\mathrm{O}}=\left(\mathrm{B}_{\mathrm{P}} \div 8\right) \pm 4,55 \%
\end{array}
$$

The acceptable frequency for the clock $F_{0}$ is calculated as follows:

$$
\begin{gathered}
F_{o}=\frac{1}{T_{0}} \\
\therefore F_{o}=\frac{1}{\left(B_{P} \div 8\right)(1 \pm 1)}
\end{gathered}
$$

But because:

$$
B_{R} \times 8=\frac{1}{\left(B_{P} \div 8\right)}
$$

where $B_{R}=$ Baud Rate

$$
\begin{array}{ll} 
& \mathrm{F}_{\mathrm{O}}=\left(\mathrm{B}_{\mathrm{R}} \times 8\right) \times \frac{22}{(1 \pm 22)} \\
\therefore & \mathrm{F}_{\mathrm{O}}=\mathrm{B}_{\mathrm{R}} \times 8 \pm 4.55 \%
\end{array}
$$

The SA8803 has been specified for an external clock frequency of 8 times the Baud Rate $\pm 3 \%$.
6. Test feature

If the TEST pin is pulled low, the status of all 24 LED's are output at pin DOUT in 3 groups of 8 status bits each, with a start bit and a stop bit added. The data rate of this status word is equal to the input data rate (i.e. CLK) devided by 8.
The three data word that are serially output at DOUT each contain 11-bit. This means that bit 10 is not used in each case. The words therefore contain a start bit, 8 LED status bits ( 1 for off, 0 for on). 1 unused bit, and a stop bit. The three groups are output consecutively in the following order: first LED's 1 to 8 , then 9 to 16, and then 17 to 24.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.30 V to +5.50 V |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{EE}}$ | 0.30 V to -5.50 V |
| Input or Output Voltage | -0.30 V to $\left(\mathrm{V}_{\mathrm{DD}}+0.30\right) \mathrm{V}$ |
| DC Forward Bias Current, Input or Output | $\pm 10 \mathrm{~mA}$ |
| Storage Temperature (Plastic) | -40 to $125^{\circ} \mathrm{C}$ |
| Operating Temperature | $0^{\circ}-70^{\circ}$ |

Note 1: Referenced to GND. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect the device reliability.

## ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics Across Temperature Range (Note 1)

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| TTL INTERFACE |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level <br> Input Voltage |  |  |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level <br> Input Voltage |  | 2.0 |  |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Level <br> Ouput Voltage | $\mathrm{I}_{\mathrm{OL}} \leq 4 \mathrm{~mA}$ |  | 0.1 | 0.4 | V |  |
| $\mathrm{~V}_{\text {OH }}$ | High Level <br> Output Voltage | $\mathrm{I}_{\text {OH }} \leq 4 \mathrm{~mA}$ | 2.4 | 4.5 |  | V |  |


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS INTERFACE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 1.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{I}_{0} \leq \pm 4 \mathrm{~mA}$ |  |  | 1.0 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{0} \leq \pm 4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V |
| $\mathrm{V}_{\text {T+ }}$ | Schmitt. Trig. +ve Threshold |  |  | 3.4 | 4.0 | V |
| $\mathrm{V}_{\text {T }}$ | Schmitt. Trig. -ve Threshold |  | 1.4 | 2.0 |  | V |
| GENERAL |  |  |  |  |  |  |
| $\mathrm{I}_{1}$ | Low Level Input Current | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ | -10 | <1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | -10 | <1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LU }}$ | Input Current with Pull Up | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ | -200 | -50 | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {HD }}$ | Input Current with Pull Down | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | 10 | 50 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {oz }}$ | Tri-state Output Leakage | $\mathrm{V}_{\mathrm{O}}=\mathrm{O}_{\mathrm{V}}$ or $\mathrm{V}_{\mathrm{DD}}$ | -10 | <1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ESD }}$ | Electrostatic Protection | $\begin{gathered} \mathrm{C}=100 \mathrm{pF} \\ \mathrm{R}=1.5 \mathrm{Kohm} \end{gathered}$ | 2000 |  |  | V |
| $V_{D D}$ | Logic Supply <br> Voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\text {ss }}$ | Analog Supply Voltage |  | -5.5 | -5.0 | -4.5 | V |
| $\mathrm{K}_{\mathrm{T}}$ | Current Transfer Ratio |  |  | 10.5 |  |  |
| $\Delta \mathrm{K}_{\mathrm{T}}$ | Delta Current Transfer Ratio | $\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$ |  |  | $\pm 15$ | \% |
| $I_{\text {D }}$ | LED Current | Programmed Value |  |  | 10 | mA |
| $\mathrm{F}_{0}$ | Operating Frequency ${ }^{1}$ | Must be $\pm 3 \%$ of $8 \times$ Baud Rate | 0.4 | 128 | 448 | kHz |

NOTE 1) The operating frequency range for $F_{0}$ is wide enough to cover baud rates from 50 to 56000 bps.

NOTES:

Disclaimer: The information contained in this document is confidential and proprietary to South African MicroElectronic Systems (Pty) Ltd ("SAMES) and may not be copied or disclosed to a third party, in whole or in part, without the express written consent of SAMES. The information contained herein is current as of the date of publication; however, delivery of this document shall not under any circumstances create any implication that the information contained herein is correct as of any time subsequent to such date. SAMES does not undertake to inform any recipient of this document of any changes in the information contained herein, and SAMES expressly reserves the right to make changes in such information, without notification, even if such changes would render information contained herein inaccurate or incomplete. SAMES makes no representation or warranty that any circuit designed by reference to the information contained herein, will function without errors and as intended by the designer.

South African Micro-Electronic Systems (Pty) Ltd P O Box 15888, 33 Eland Street, Lynn East, 0039
Republic of South Africa, Koedoespoort Industrial Area, Pretoria, Republic of South Africa

Tel: 012 333-6021
Fax: $012333-8071$

Tel: Int +27 12 333-6021
Fax: Int +2712 333-8071

