

No.2676

DM4021**SANYO**

40 characters x 2 lines

LIQUID CRYSTAL
DOT MATRIX DISPLAY MODULE**General Description**

The DM4021 is a liquid crystal dot matrix display module that consists of LCD panel LCD-5422, LCD control driver HD44780, driver LC7930 and is capable of providing 40 characters x 2 lines display. It contains a controller, a data RAM, and a character generator ROM required for providing display. Data interfacing is in 8-bit parallel or 4-bit parallel and data can be written in or read from a microprocessor.

General Specifications

1. Display method	1/5bias 1/16duty
2. Display content	40 characters x 2 lines
3. Dots organizing 1 character	5 x 7 dots
4. Display data RAM	80 x 8 bits
5. Character generator ROM	160-character JIS font set + 32-character special font set Refer to Table 1.
6. Character generator RAM	64 x 8 bits 5 x 7 dots 8 characters
7. Instruction function	Refer to Table 2.
8. Circuit diagram	Refer to Fig. 3.

Outline


1. Module outline	33.0(W) x 182.0(L) x 10(T) (mm ³)
2. View area	154.0 x 15.4 (mm ²)
3. Dot size	0.60 x 0.65 (mm ²)
4. Dot pitch	0.65 x 0.70 (mm ²)
5. Character size(5x8 dots)	3.20 x 5.55 (mm ²)

Absolute Maximum Ratings at Ta=25°C

Maximum Supply Voltage	V _{DD} -V _{SS}	-0.3 to +7	unit
Input Voltage	V _I	-0.3 to V _{DD} +0.3	V
LCD Drive Voltage	V _{DD} -V _O	-0.3 to +9	V
Operating Temperature	T _{opr}	0 to +50	°C
Storage Temperature	T _{stg}	-20 to +70	°C

Module Dimensions 5005

(unit: mm)





Display pattern


SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Electro-optical Characteristics at $T_a=25^\circ C$, $V_{DD}-V_{SS}=5V$ unless otherwise specified

			min	typ	max	unit
Input "High" Voltage	V_{IH}		2.2	5.0		V
Input "Low" Voltage	V_{IL}		0	0.6		V
Output "High" Voltage	V_{OH}	DB0 to DB7, $-I_{OH}=0.2mA$	2.4			V
Output "Low" Voltage	V_{OL}	DB0 to DB7, $I_{OL}=1.2mA$			0.4	V
Pull-up MOS Current	I_P	DB0 to DB7, RS, R/W	50	125	250	μA
Current Dissipation	I_{DD}	No input/output current included	(1.5)	3.0	3.0	mA
Oscillation Frequency	F_{OSC}		190	270	350	kHz
Viewing Angle	$\phi_2-\phi_1$	$K=1.4, \theta=0^\circ$	20			degree
Contrast Ratio	K	$\phi=20^\circ, \theta=0^\circ$	3.0			
Rise Time	t_r	$\phi=20^\circ, \theta=0^\circ$		150	250	ms
Fall Time	t_f	$\phi=20^\circ, \theta=0^\circ$		150	250	ms
LCD Drive Voltage (Recommended Value)	$V_{DD}-V_0$	$Ta=0^\circ C, \phi=20^\circ, \theta=0^\circ, K \geq 3$	4.4	4.5	4.6	V
1/16 duty		$Ta=25^\circ C, \phi=20^\circ, \theta=0^\circ, K \geq 3$	4.0	4.1	4.2	V
		$Ta=50^\circ C, \phi=20^\circ, \theta=0^\circ, K \geq 3$	3.4	3.5	3.6	V

(1) Test Condition for Response Time (t_r , t_f)

(2) Definition of Contrast Ratio (K)


(3) Contrast Ratio Measuring Method



Angles ϕ and θ are defined as shown above.

The light source is placed in the θ direction at an angle of 30° and the sensor is placed in the ϕ direction to measure the contrast.

Pin Description

No.	Pin Name	Function
1	V _{SS}	(-) power supply pin 0V
2	V _{DD}	(+) power supply pin +5V
3	V _O	Pin for applying LCD drive voltage
4	RS	Input pin, HI=Data, LOW=Instruction
5	R/W	Input pin, HI=Read, LOW=Write
6	E	Input pin, Enable signal
7	DB0	
8	DB1	
9	DB2	
10	DB3	Data bus line
11	DB4	
12	DB5	
13	DB6	
14	DB7	

Timing Characteristics

				min	typ	max	unit
Enable Cycle Time			t _{cycE}	Figs.1,2	1000		ns
Enable Pulse Width	High level	PW _{EH}			450		ns
Enable Rise/Fall Time		t _{Er} , t _{Ef}				25	ns
Setup Time	RS,R/W,E	t _{As}			140		ns
Address Hold Time		t _{AH}			10		ns
Data Delay Time		t _{DDR}				320	ns
Data Setup Time		t _{DSW}			195		ns
Data Hold Time		t _{H(t_{DHR})}		10(20)			ns



Write Operation**Fig. 1 Interface Timing (Data Write)****Read Operation****Fig. 2 Interface Timing (Data Read)**

Table 1 Character Code

Hi-order 4 bits	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
Low-order 4 bits	CG RAM (1)		0 @ P	' P				---	9 \$	0 p			
xxxx0000	(2)	! 1 A Q a 9 e 7 f 6									8 q		
xxxx0001	(3)	! 2 B R b r f 4 y x									8 e		
xxxx0010	(4)	# 3 C S c s j 7 T E									8 e		
xxxx0011	(5)	# 4 D T d t , I t									μ a		
xxxx0100	(6)	% 5 E U e u e 3 f 3									€ 0		
xxxx0101	(7)	\$ 6 F U f u 3 0 3									€ Σ		
xxxx0110	(8)	? 7 G M q w 7 f 2									€ π		
xxxx0111	(1)	? 8 H X h x 4 3 k									€ X		
xxxx1000	(2)) 9 I Y i y o T J b									€ y		
xxxx1001	(3)	* ; J Z j z o o v									€ j		
xxxx1010	(4)	+ ; K C k (a g t o									€ A		
xxxx1011	(5)	: < L * l l p o o									€ A		
xxxx1100	(6)	--- = m J m) a Z ~ o									€ +		
xxxx1101	(7)	; > N ^ n + a E k ?									€		
xxxx1110	(8)	/ 3 0 . o + u v ? *									€		
xxxx1111													

(Note) The CG RAM is a character generator RAM used to store the character patterns that can be program-rewritten, as desired, by the user.

Table 2 Instruction Function

Instruction	Code										Contents	Execution Time (f _{OSC} =250kHz)											
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0													
Display clear	0	0	0	0	0	0	0	0	0	1	Clears all display and returns the cursor to the home position (address 0).										82μs to 1.64ms		
Cursor home	0	0	0	0	0	0	0	0	1	*	Returns the cursor to the home position (address 0). Also returns the display being shifted to the original position. The DD RAM contents remain unaffected.										40μs to 1.6ms		
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets the cursor move direction and specifies whether or not to shift the display. These operations are performed during data write and read.										40μs		
Display ON/OFF control	0	0	0	0	0	0	1	D	C	B	Sets all display ON/OFF(D), cursor ON/OFF(C), cursor position character blink (B).										40μs		
Cursor/display shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves the cursor and shifts the display without affecting the DD RAM contents.										40μs		
Function set	0	0	0	0	1	DL	N	F	*	*	Sets the interface data length (DL), number of display lines (L), and character font (F).										40μs		
CG RAM address set	0	0	0	1	ACG								Sets the CG RAM address. RAM data is sent/received after this setting.										40μs
DD RAM address set	0	0	1	ADD								Sets the DD RAM address. DD RAM data is sent/received after this setting.										40μs	
Busy flag/address read	0	1	BF	AC								Reads the contents of busy flag (BF) indicating internal operation is in progress and reads the contents of address counter.										1μs	
CG RAM/DD RAM data write	1	0	Write Data								Writes data into the DD RAM or CG RAM.										40μs		
CG RAM/DD RAM data read	1	1	Read Data								Reads data from the DD RAM or CG RAM.										40μs		
	I/D=1: Increment (+1) I/D=0: Decrement (-1) S=1: Accompanied by display shift S/C=1: Display shift S/C=0: Cursor move R/L=1: Right-shift R/L=0: Left-shift DL=1: 8 bits DL=0: 4 bits N=1: 2 lines N=1: 1 line F=1: 5 x 10 dots F=0: 5 x 7 dots BF=1: Internally operating BF=0: Possible to accept instruction										DD RAM: Display data RAM CG RAM: Character generator RAM ACG: CG RAM address ADD: DD RAM address Corresponds to cursor address. AC: Address counter used for both DD RAM and CG RAM.										The change in the frequency (f _{OSC}) also causes the execution time to be changed. (Example) When $f_{OSC} = 270\text{kHz}$, $40\mu\text{s} \times \frac{250}{270} = 37\mu\text{s}$.		

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Fig. 3 Circuit Diagram DM4021





Fig. 4 Sample Power Supply



V_{DD}-V₀: LCD drive voltage
The LCD drive voltage can be varied from approximately 3V to 5V by a variable resistor of 5kohms connected across V_{SS} and V₀.