





PACKAGE DIMENSIONS

Unit: mm


3151-QIP100E



3181-SQFP100



BLOCK DIAGRAM



## PIN DESCRIPTION

Number	Name	Description
1	SA0	Host register select input
2	ZAPCS	Host register chip select input
3	BUSY	ADPCM data write BUSY output
4	INTH	Host interrupt output
5	HDE	Erasure flag output. Pull-up resistance
6	HD7	Host data (I/O) signal 7. Pull-up resistance
7	HD6	Host data (I/O) signal 6. Pull-up resistance
8	HD5	Host data (I/O) signal 5. Pull-up resistance
9	HD4	Host data (I/O) signal 4. Pull-up resistance
10	HD3	Host data (I/O) signal 3. Pull-up resistance
11	HD2	Host data (I/O) signal 2. Pull-up resistance
12	HD1	Host data (I/O) signal 1. Pull-up resistance
13	HD0	Host data (I/O) signal 0. Pull-up resistance
14	VSS	Ground
15	ZEOP	End of process signal output (used in data DMA transfer)
16	MSTEMON	Audio block monitor output
17	MEMPHAS	Audio block monitor output
18	OLRCK	DAC output
19	ODATA	DAC output
20	OBCLK	DAC output
21	SOC1	LC7883K-compatible output
22	DACCK	Clock output
23	VSS	Ground
24	RA0	RAM address output 0
25	RA1	RAM address output 1
26	RA2	RAM address output 2
27	RA3	RAM address output 3
28	RA4	RAM address output 4
29	RA5	RAM address output 5
30	RA6	RAM address output 6
31	RA7	RAM address output 7
32	RA8	RAM address output 8
33	RA9	RAM address output 9
34	RA10	RAM address output 10
35	RA11	RAM address output 11
36	RA12	RAM address output 12
37	RA13	RAM address output 13
38	RA14	RAM address output 14

LC8956

Number	Name	Description
39	RA15	RAM address output 15
40	VSS	Ground
41	VDD	5 V supply
42	ZRWE	RAM write output
43	ZROE	RAM read output
44	ERA	Erase flag data I/O
45	IO0	RAM data buffer I/O 0. Pull-up resistance
46	IO1	RAM data buffer I/O 1. Pull-up resistance
47	IO2	RAM data buffer I/O 2. Pull-up resistance
48	IO3	RAM data buffer I/O 3. Pull-up resistance
49	IO4	RAM data buffer I/O 4. Pull-up resistance
50	IO5	RAM data buffer I/O 5. Pull-up resistance
51	IO6	RAM data buffer I/O 6. Pull-up resistance
52	IO7	RAM data buffer I/O 7. Pull-up resistance
53	VSS	Ground
54	EXTAL	Crystal oscillator input
55	XTAL	Crystal oscillator output
56	TEST	Test input. Normally connected to VSS
57	VSS	Ground
58	MCK	CD-DSP output
59	LRCK	CD-DSP input
60	SDATA	CD-DSP input
61	BCK	CD-DSP input
62	C2PO	CD-DSP input
63	WFCK	SUB-code input
64	EXCK	SUB-code output
65	SBSO	SUB-code input
66	SCOR	SUB-code input
67	CEMPHAS	Connect to CD-DSP EMPHAS
68	ZRESET	Reset input (Reset by a 1 $\mu$ s LOW-level pulse)
69	SCPUCNT	SUB-CPU I/F selection input
70	D0	SUB-CPU data I/O 0. Pull-up resistance
71	D1	SUB-CPU data I/O 1. Pull-up resistance
72	D2	SUB-CPU data I/O 2. Pull-up resistance
73	D3	SUB-CPU data I/O 3. Pull-up resistance
74	D4	SUB-CPU data I/O 4. Pull-up resistance
75	D5	SUB-CPU data I/O 5. Pull-up resistance
76	D6	SUB-CPU data I/O 6. Pull-up resistance
77	D7	SUB-CPU data I/O 7. Pull-up resistance

## LC8956

Number	Name	Description
78	VSS	Ground
79	SUA0	SUB-CPU register address select input 0
80	SUA1	SUB-CPU register address select input 1
81	SUA2	SUB-CPU register address select input 2
82	SUA3	SUB-CPU register address select input 3
83	SUA4	SUB-CPU register address select input 4
84	NC	No connection
85	ZINT	SUB-CPU interrupt signal output (open drain). Pull-up resistance
86	RS(ALE)	Internal register set input
87	ZRD	SUB-CPU read input
88	ZWR	SUB-CPU write input
89	VDD	5 V supply
90	VSS	Ground
91	ZCS	SUB-CPU chip select output
92	ZENABLE	HOST chip select input
93	SELDQ	DRQ/WAIT select input
94	ZWAIT/DRQ	DRQ/ZWAIT select output
95	ZDTEN	Data enable output
96	ZSTEN	Status enable output
97	ZHWR	Host data write input
98	ZHRD	Host data read input
99	ZCMD	Host data/command select input
100	SA1	Audio block register select input

### Note

Pin names that begin with Z denote active-LOW pins.

## SPECIFICATIONS

### Absolute Maximum Ratings

$V_{SS} = 0 \text{ V}$

Parameter	Symbol	Rating	Unit
Supply voltage range	$V_{DD}$	-0.3 to 7.0	V
Input voltage range	$V_I$	-0.3 to $V_{DD} + 0.3$	V
Output voltage range	$V_O$	-0.3 to $V_{DD} + 0.3$	V
Power dissipation	$P_D$	350	mW
Operating temperature range	$T_{opr}$	-30 to 70	°C
Storage temperature range	$T_{stg}$	-55 to 125	°C
Soldering temperature	$T_{sld}$	260	°C
Soldering time	$t_{sld}$	10	s

### Recommended Operating Conditions

$V_{SS} = 0\text{ V}$ ,  $T_a = 25\text{ }^\circ\text{C}$

Parameter	Symbol	Rating	Unit
Supply voltage	$V_{DD}$	5.0	V
Supply voltage range	$V_{DD}$	4.5 to 5.5	V

### DC Electrical Characteristics

$V_{DD} = 4.5\text{ to }5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -30\text{ to }70\text{ }^\circ\text{C}$  unless otherwise noted


Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
LOW-level input voltage	$V_{IL1}$	See note 1.	-	-	0.8	V
HIGH-level input voltage	$V_{IH1}$	See note 1.	2.2	-	-	V
LOW-level input voltage	$V_{IL2}$	See note 2.	-	-	0.6	V
HIGH-level input voltage	$V_{IH2}$	See note 2.	2.5	-	-	V
LOW-level output voltage	$V_{OL1}$	$I_{OL1} = 3\text{ mA}$	-	-	0.4	V
LOW-level output voltage	$V_{OL2}$	$I_{OL2} = 3\text{ mA}$	-	-	0.4	V
HIGH-level output voltage	$V_{OH1}$	$I_{OH1} = -3\text{ mA}$	2.4	-	-	V
Input leakage current	$I_L$	$V_i = V_{SS}\text{ or }V_{DD}$	-25	-	25	$\mu\text{A}$
Pull-up resistance	$R_{UP}$		10	20	40	$\text{k}\Omega$

#### Notes

1. All pins except ZHRD, ZHWR, ZENABLE, ZCMD, ZRD, ZCS, ZWR, WFCK, SBSO, SCOR and XTALCK
2. Reset (Schmitt-trigger) and all bus pins

## FUNCTIONAL DESCRIPTION

### System Configuration



## CD Player Interface/Data Input

Internal registers CSEL and LMSEL select one of three different serial input formats for CD player data communications.

An internal synchronization detection circuit synchronizes and formats input data into block sector units. The synchronization routine employs a sync signal interpolation circuit after pattern detection on external data input. Both synchronization interpolation and pattern detection functions are ON/OFF controllable.

After passing through a descrambling circuit, input data is written to buffer RAM in 8-bit data streams. The C2 error flag (pointer) from the CD player is also stored in RAM. When using 128 Kbits or more of error correction memory, 9 bits of RAM are made available. The C2 error flag can be omitted, in which case 8 bits of RAM are sufficient. In this case, however, erasure correction is no longer supported.

All input data, including sync, header, subheader and parity bits (2352 bytes in total), are written from CD player to RAM sequentially.

In addition, the LC8956 has a master clock output, MCK, to provide oscillator input signals for external CD player ICs.

## Error Detection and Correction

When a sector block of 2352 bytes of data accumulates in RAM, error-correction decoding occurs. Error correction functions are performed in real-time. Accordingly, the software need only wait for the completion of processing. Also, buffering of CD input data and transfer of host computer data can continue simultaneously. This means that data for which error-correction processing has been completed can be transferred to the host without affecting the CD player data transfer rate.

Detection and correction can be combined with erasure correction to ensure high data reliability. Detection and correction can handle one symbol errors, while erasure correction can handle two symbol errors.

The correction algorithm is programmable. The LC8956 can be instructed to use reiterative correction, QP/PQ correction and other means of data reliability enhancement.

After error-correcting code (ECC) decoding, a 32-bit CRC check is performed by the error-detection code (EDC). During CRC checks, the header and subheader are stored in internal registers. After the CRC check, a decoding-complete interrupt is issued to the controlling microcomputer, which then reads the header and subheader of the decoded block and the start address of the block in buffer RAM.

The LC8956 contains 8 Kbits of RAM for erasure correction, so an additional 8 Kbits of external RAM is typically sufficient.

## Host Interface

The host to LC8956 data transfer rate is 2.3 Mbytes/s. Buffer RAM is a maximum of 60 Kbytes, so that up to 26 sectors can be stored with the CD-ROM drive and used as disk cache memory.

The host interface design incorporates an 8-byte FIFO stack for host command data input. Using control signals on ZHWR, the host can instantaneously write up to 8-bytes of commands. When the host writes to the stack, the LC8956 issues a command interrupt to the controller, and the commands written to the stack are not interpreted. When transferring data to the host, an LC8956 register is set with the number of bytes to be sent and the starting address in buffer RAM of the next block to be sent, and then the transfer trigger register is written to. Then ZDTEN goes LOW, informing the host of the start of data transfer. While ZDTEN is LOW, the host continues to issue ZHRD read pulses and reads data. When the speed with which the host reads data is higher than approximately 2.3 Mbytes/s, a ZWAIT/DRQ signal is output by the LC8956. While ZWAIT/DRQ is LOW, ZHRD must not be switched HIGH. During transfer of a single block, the microcomputer waits for the next transfer-complete interrupt.

A DRQ (data request) can also be sent from SELDRQ of the LC8956. This method of data transfer is similar to that using a DMA controller, with the host sending a pulse on ZHRD in response to a data request signal from the LC8956.

When the last byte of data (of the data block size set by the controller) is read, ZEOP becomes active, read pulses are output, ZDTEN becomes inactive, and a transfer-complete interrupt is then issued, signalling to the control microcomputer the end of data transfer to the host.

The LC8956 control microcomputer passes decoded data requests and CD-ROM drive status information to the 12-byte status register. Handshaking between the microcomputer and host is accomplished by ZSTEN signals. Note that the LC8956 cannot control or alter the contents of this status register, allowing greater freedom in CD-ROM application design.

## Data/Decode Processing

Data input and decoding are processed simultaneously using pipeline processing. Writing of input data to buffer RAM, writing and reading of data during decoding, and reading of buffer RAM for transfer to the host all proceed in parallel with synchronization controlled by the LC8956.

## ADPCM Decoder

Error-corrected ADPCM data is sent to the ADPCM decoder block, under microcomputer control. Data transfer is identical to host data transfer. Data is read from the SRAM error correction area and written to the ADPCM data area, read by the ADPCM decoder and then reproduced.

Automatic playback at levels A, B, C and stereo/monaural playback are possible from subheader data. ADPCM data temporarily stored with the host can also be played back.

CD-DA data can be output from the audio output terminal by setting an internal register. An internal register can also be set to enable digital muting during ADPCM playback only.

The LC8956 supports direct connection with Sanyo's LC7883K 8-times oversampling digital filter and D/A converter.

## SUB-code Data Interface

SUB-code data values P through W can be read in parallel by the microcomputer when the LC8956 is connected to the SUB-CODE terminal of a CD-DSP. A Q-code CRC check function is also supported.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.