No. 5484

LC66354C, 66356C, 66358C



Four-Bit Single-Chip Microcontrollers with 4, 6, and 8 KB of On-Chip ROM

Preliminary

Overview

The LC66354C, LC66356C, and LC66358C are 4-bit CMOS microcontrollers that integrate on a single chip all the functions required in a system controller, including ROM, RAM, I/O ports, a serial interface, comparator inputs, three-value inputs, timers, and interrupt functions. These three microcontrollers are available in a 42-pin package.

These products differ from the earlier LC66358A Series and LC66358B Series in the power-supply voltage range, the operating speed, and other points.

Features and Functions

- On-chip ROM capacities of 4, 6, and 8 kilobytes, and an on-chip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 36 pins
- 8-bit serial interface: two circuits (can be connected in cascade to form a 16-bit interface)
- Instruction cycle time: 0.92 to 10 µs (at 2.5 to 5.5 V)
 - For the earlier LC66358A Series: 1.96 to 10 μs (at 3.0 to 5.5 V) and 3.92 to 10 μs (at 2.2 to 5.5 V)
 - For the earlier LC66358B Series: 0.92 to 10 μs (at 3.0 to 5.5 V)
- Powerful timer functions and prescalers
 - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
 - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
 - Time base function using a 12-bit prescaler.
- Powerful interrupt system with 8 interrupt factors and 8 interrupt vector locations.
 - External interrupts: 3 factors/3 vector locations
 - Internal interrupts: 5 factors/5 vector locations
- Flexible I/O functions

Comparator inputs, three-value inputs, 20-mA drive outputs, 15-V high-voltage pins, and pull-up/open-drain options.


- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIP42S, QIP48E (QFP48E)

- Evaluation LSIs
 - LC66599 (evaluation chip) + EVA85/800-TB6630X
 - LC66E308 (on-chip EPROM microcontroller) used together.

Package Dimensions


unit: mm

3025B-DIP42S





3156-QFP48E




SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Series Organization


Type No.	No. of pins	ROM capacity	RAM capacity	Pa	ckage	Features
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Normal versions 4.0 to 6.0 V/0.92 μs
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64A	4.0 to 8.0 7/0.92 µs
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W		QFP44M	Low-voltage versions 2.2 to 5.5 V/3.92 µs
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	- 2.2 to 5.5 v/3.92 µs
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	
LC66556B/558B	64	6 K/8 KB	512 W	DIP64S	QFP64E	Low-voltage high-speed versions
LC66562B/566B	64	12 K/16 KB	512 W	DIP64S	QFP64E	- 3.0 to 5.5 V/0.92 μs
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	2.5 to 5.5 V/0.92 μs
LC662304A/2306A/2308A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	On-chip DTMF generator versions
LC662312A/2316A	42	12 K/16 KB	512 W	DIP42S	QFP48E	3.0 to 5.5 V/0.95 μs
LC665304A/665306A/665308A	48	4 K/6 K/8 KB	512 W	DIP48S	QFP48E	Dual oscillator support
LC665312A/5316A	48	12 K/16 KB	512 W	DIP48S	QFP48E	3.0 to 5.5 V/0.95 μs
LC66E308	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	
LC66P308	42	OTPROM 8 KB	512 W	DIP42S	QFP48E]
LC66E408	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	Window and OTP evaluation versions 4.5 to 5.5 V/0.92 µs
LC66P408	42	OTPROM 8 KB	512 W	DIP42S	QFP48E	4.5 to 5.5 7/0.92 μs
LC66E516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window	
LC66P516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E	
LC66E2316	42	EPROM 16 KB	512 W	DIC42S with window	QFC48 with window	
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S with window	QFC48 with window	4.5 to 5.5 V/0.95 μs
LC66P2316*	42	OTPROM 16 KB	512 W	DIP42S	QFP48E	
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S	QFP48E	4.0 to 5.5 V/0.95 μs

Note: * Under development

Pin Assignments




QFP48E



Top view

We recommend the use of reflow-soldering techniques to solder-mount QFP packages. Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

System Block Diagram



Differences between the LC66354C, LC66356C, and LC66358C and the LC6630X Series

ltem	LC6630X Series (Including the LC66599 evaluation chip)	LC6635XC Series
System differences Hardware wait time (number of cycles) when hold mode is cleared	65536 cycles About 64 ms at 4 MHz (Tcyc = 1 μs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)
Value of timer 0 after a reset (Including the value after hold mode is cleared)	Set to FF0.	Set to FFC.
Difference in major features Operating power-supply voltage and operating speed (cycle time)	 LC66304A/306A/308A 4.0 to 6.0 V/0.92 to 10 μs LC66E308/P308 4.5 to 5.5 V/0.92 to 10 μs 	2.5 to 5.5 V/0.92 to 10 μs • LC6635XA 2.2 to 5.5 V/3.92 to 10 μs 3.0 to 5.5 V/1.96 to 10 μs • LC6635XB 3.0 to 5.5 V/0.92 to 10 μs

Note: 1. An RC oscillator cannot be used with the LC66354C, LC66356C, and LC66358C.

2. There are other differences, including differences in output currents and port input voltages.

For details, see the data sheets for the LC66308A, LC66E308, and LC66P308.

3. Pay close attention to the differences listed here when using the LC66E308 and LC66P308 for evaluation.

Pin Function Overview

Pin	I/O	Overview	Output driver type	Options	State after a reset
P00 P01 P02 P03	I/O	 I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function 	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)
P10 P11 P12 P13	I/O	I/O ports P10 to P13 Input or output in 4-bit or 1-bit units	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)
P20/SI0 P21/SO0 P22/SCK0 P23/INT0	I/O	 I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P23 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input. 	 Pch: CMOS type Nch: Intermediate sink current type Nch: +15-V handling when OD option selected 	CMOS or Nch OD output	н
P30/INT1 P31/POUT0 P32/POUT1	I/O	 I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for the square wave output from timer 0. P32 is also used for the square wave output from timer 1. 	 Pch: CMOS type Nch: Intermediate sink current type Nch: +15-V handling when OD option selected 	CMOS or Nch OD output	н
P33/HOLD	I	 Hold mode control input Hold mode is set up by the HOLD instruction when HOLD is low. In hold mode, the CPU is restarted by setting HOLD to the high level. This pin can be used as input port P33 along with P30 to P32. When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied. 			
P40 P41 P42 P43	I/O	 I/O ports P40 to P43 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P50 to P53. Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53. 	 Pch: Pull-up MOS type Nch: Intermediate sink current type Nch: +15-V handling when OD option selected 	Pull-up MOS or Nch OD output	н
P50 P51 P52 P53/INT2	1/0	 I/O ports P50 to P53 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P40 to P43. Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43. P53 is also used as the INT2 interrupt request. 	 Pch: Pull-up MOS type Nch: Intermediate sink current type Nch: +15-V handling when OD option selected 	Pull-up MOS or Nch OD output	н

Pin	I/O	Overview	Output driver type	Options	State after a reset
P60/SI0 P61/SO1 P62/SCK1 P63/PIN1	I/O	 I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the serial input SI1 pin. P61 is also used as the serial output SO1 pin. P62 is also used as the serial clock SCK1 pin. P63 is also used for the event count input to timer 1. 	 Pch: CMOS type Nch: Intermediate sink current type Nch: +15-V handling when OD option selected 	CMOS or Nch OD output	Н
PC2/VREF0 PC3/VREF1	I/O	 I/O ports PC2 and PC3 Input or output in 2-bit or 1-bit units PC2 is also used as the VREF0 comparator comparison voltage pin. PC3 is also used as the VREF1 comparator comparison voltage pin. 	 Pch: CMOS type Nch: Intermediate sink current type 	CMOS or Nch OD output	н
PD0/CMP0 PD1/CMP1 PD2/CMP2 PD3/CMP3	1	 Dedicated input ports PD0 to PD3 These pins can be switched in software to function as comparator inputs. The comparison voltage for PD0 is provided by VREF0. The comparison voltage for PD1 to PD3 is provided by VREF1. Pins PD0 and PD1 can be set to the comparator function individually, but pins PD2 and PD3 are set together. 			Normal input
PE0/TRA PE1/TRB	I	Dedicated input ports These pins can be switched in software to function as three-value inputs.			Normal input
OSC1 OSC2	1 0	System clock oscillator connections When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.		Use of either a ceramic oscillator or an external clock can be selected.	
RES	I	System reset input When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.			
TEST	I	CPU test pin This pin must be connected to V _{SS} during normal operation.			
V _{DD} V _{SS}		Power supply pins			

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V_{DD}. CMOS output: Complementary output. OD output: Open-drain output.

User Options

1. Port 0 and 1 output level at reset option

The output levels at reset for I/O ports 0 and 1, in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes
1. Output high at reset	The four bits of ports 0 or 1 are set in a group
2. Output low at reset	The four bits of ports 0 or 1 are set in a group

2. Oscillator circuit options

Option	Circuit	Conditions and notes
1. External clock		The input has Schmitt characteristics
2. Ceramic oscillator	Ceramic oscillator	

Note: There is no RC oscillator option.

3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

- 4. Port output type options
 - The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be selected individually from the following two options.

Option	Circuit	Conditions and notes
1. Open-drain output	Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
2. Output with built-in pull-up resistor	Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics. The CMOS outputs (ports P2, P3, P6, and PC) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor.

• The port PD comparator input and the port PE three-value input are selected in software.

Specifications

Absolute Maximum Ratings at Ta = 25° C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit	Note	
Maximum supply voltage	V _{DD} max	V _{DD}		-0.3 to +7.0	V	
Input voltage	V _{IN} 1	P2, P3 (except for the P33/HOLD and P6	pin), P4, P5,	-0.3 to +15.0	v	1
	V _{IN} 2	All other inputs		-0.3 to V _{DD} + 0.3	V	2
Output voltage	V _{OUT} 1	P2, P3 (except for the P33/HOLD and P6	pin), P4, P5,	-0.3 to +15.0	v	1
	V _{OUT} 2	All other inputs		-0.3 to V _{DD} + 0.3	V	2
	I _{ON}	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC		20	mA	3
Output current per pin	-I _{OP} 1	P0, P1, P4, P5		2	mA	4
	-I _{OP} 2	P2, P3 (except for the P33/HOLD pin), P6, and PC		4	mA	4
	ΣI _{ON} 1	P0, P1, P2, P3 (except for the P33/HOLD pin), P40, and P41		75	mA	3
Tatal alla avenuet	Σ I _{ON} 2	P5, P6, P42, P43, PC		75	mA	3
Total pin current	Σ I _{OP} 1	P0, P1, P2, P3 (except for the P3 P40, and P41	P0, P1, P2, P3 (except for the P33/HOLD pin), P40, and P41		mA	4
	Σ I _{OP} 2	P5, P6, P42, P43, PC		25	mA	4
	D.I.a.	T- 00 to . 70%O	DIP42S	600	mW	
Allowable power dissipation	Pd max	Ta = -30 to +70°C	QFP48E	430	mW	5
Operating temperature	Topr		·	-30 to +70	°C	
Storage temperature	Tstg			-55 to +125	°C	

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.

2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.

3. Sink current

Source current (Applies to pins with pull-up output and CMOS output specifications.)
 We recommend the use of reflow soldering techniques to solder mount QFP packages.

Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 2.5$ to 5.5 V, unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V _{DD}	V _{DD} : 0.92 Tcyc 10 µs	2.5		5.5	V	
Memory retention supply voltage	V _{DD} H	V _{DD} : During hold mode	1.8		5.5	V	
	V _{IH} 1	P2, P3 (except for the P33/HOLD pin), P4, P5, and P6: N-channel output transistor off	0.8 V _{DD}		+13.5	V	1
Input high-level voltage	V _{IH} 2	P33/HOLD, RES, OSC1: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	2
	V _{IH} 3	P0, P1, PC, PD, PE: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	3
	V _{IH} 4	PE: With 3-value input used, V_{DD} = 3.0 to 5.5 V	0.8 V _{DD}		V _{DD}	V	
Mid-level input voltage	V _{IM}	PE: With 3-value input used, V_{DD} = 3.0 to 5.5 V	0.4 V _{DD}		0.6 V _{DD}	V	
Common-mode input	V _{CMM} 1	PD0, PC2: When the comparator input is used, V_{DD} = 3.0 to 5.5 V	1.5		V _{DD}	V	
voltage range	V _{CMM} 2	PD1, PD2, PD3, PC3: When the comparator input is used, $V_{DD} = 3.0$ to 5.5 V	V _{SS}		V _{DD} – 1.5	V	
	V _{IL} 1	P2, P3 (except for the P33/HOLD pin), P5, P6, RES, and OSC1: N-channel output transistor off			0.2 V _{DD}	V	2
land the land to alter an	V _{IL} 2	P33/HOLD: V _{DD} = 1.8 to 5.5 V			0.2 V _{DD}	V	
Input low-level voltage	V _{IL} 3	P0, P1, P4, PC, PD, PE, TEST: N-channel output transistor off	V _{SS}		0.2 V _{DD}	V	3
	V _{IL} 4	PE: With 3-value input used, V_{DD} = 3.0 to 5.5 V	V _{SS}		0.2 V _{DD}	V	
Operating frequency (instruction cycle time)	fop (Tcyc)		0.4 (10)		4.35 (0.92)	MHz (µs)	
[External clock input conditions]	•	•					
Frequency	f _{ext}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	0.4		4.35	MHz	
Pulse width	t _{extH} , t _{extL}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	t _{extR} , t _{extF}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)			30	ns	

Note: 1. Applies to pins with open-drain specifications. However, V_{IH}2 applies to the P33/HOLD pin.

When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

2. Applies to pins with open-drain specifications.

3. When RE is used as a three-value input, V_{IH}4, V_{IM}, and V_{IL}4 apply. When the ports PC pins have CMOS output specifications they cannot be used as input pins.

Electrical Characteristics at Ta = -30 to +70°C, V_{SS} = 0 V, V_{DD} = 2.5 to 5.5 V unless otherwise specified.

Parameter	Parameter		Conditions	min	typ	max	Unit	Note
		I _{IH} 1	P2, P3 (except for the P33/HOLD pin), P4, P5, and P6: V _{IN} = 13.5 V, with the output Nch transistor off			5.0	μA	1
Input high-level current		I _{IH} 2	P0, P1, PC, OSC1, \overline{RES} , P33/HOLD: V _{IN} = V _{DD} , with the output Nch transistor off			1.0	μA	1
		I _{IH} 3	PD, PE, PC2, PC3: $V_{IN} = V_{DD}$, with the output Nch transistor off			1.0	μA	1
less of less less element		I _{IL} 1	Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$, with the output Nch transistor off	-1.0			μA	2
Input low-level current		I _{IL} 2	PC2, PC3, PD, PE: $V_{IN} = V_{SS}$, with the output Nch transistor off	-1.0			μA	2
			P2, P3 (except for the P33/ $\overline{\text{HOLD}}$ pin), P6, and PC: I _{OH} = -1 mA	V _{DD} – 1.0			.,	
Output high-level voltage		V _{OH} 1	P2, P3 (except for the P33/ $\overline{\text{HOLD}}$ pin), P6, and PC: I _{OH} = -0.1 mA	V _{DD} - 0.5			V	3
		V 2	P0, P1, P4, P5: I _{OH} = -50 μA	V _{DD} – 1.0			V	4
		V _{OH} 2	P0, P1, P4, P5: I _{OH} = −30 μA	$V_{DD} - 0.5$			v	4
Output pull-up current		I _{PO}	P0, P1, P4, P5: V _{IN} = V _{SS} , V _{DD} = 5.5 V	-1.6			mA	4
Output low-level voltage		V _{OL} 1	P0, P1, P2, P3, P4, P5, P6, and PC (except for the P33/HOLD pin): I _{OL} = 1.6 mA			0.4	V	5
Output low-level voltage		V _{OL} 2	P0, P1, P2, P3, P4, P5, P6, and PC (except for the P33/HOLD pin): I _{OL} = 8 mA			1.5	V	
Output off leakage curren	.+	I _{OFF} 1	P2, P3, P4, P5, P6: V _{IN} = 13.5 V			5.0	μΑ	5
		I _{OFF} 2	P0, P1, PC: V _{IN} = V _{DD}			1.0	μA	5
Comparator offset voltage		V _{OFF} 1	PD1 to PD3: $V_{IN} = V_{SS}$ to $V_{DD} - 1.5$ V, $V_{DD} = 3.0$ to 5.5 V		±50	±300	mV	
		V _{OFF} 2	PD0: V_{IN} = 1.5 to V_{DD} , V_{DD} = 3.0 to 5.5 V		±50	±300	mV	
[Schmitt characteristics]								
Hysteresis voltage		V _{HIS}			0.1 V _{DD}			
High-level threshold volta	-	Vt H	P2, P3, P5, P6, OSC1 (EXT), RES	0.5 V _{DD}		0.8 V _{DD}	V	
Low-level threshold voltage	ge	Vt L		0.2 V _{DD}		0.5 V _{DD}	V	
[Ceramic oscillator]						1		
Oscillator frequency		f _{CF}	OSC1, OSC2: Figure 2, 4 MHz		4.0		MHz	
Oscillator stabilization tim	e	f _{CFS}	Figure 3, 4 MHz			10	ms	
[Serial clock]								
Cycle time	Input	t _{CKCY}		0.9			µs _	_
	Output		SCK0, SCK1: With the timing of Figure 4 and	2.0			Тсус	
Low-level and high-level	Input	t _{CKL}	the test load of Figure 5.	0.4			µs —	_
pulse widths Output		t _{СКН}	-	1.0		0.1	Тсус	_
Rise an fall times [Serial input]	Output	t _{CKR} , t _{CKF}				0.1	μs	
Data setup time		t _{ICK}	SI0, SI1: With the timing of Figure 4.	0.3			μs	
Data hold time		t _{скі}	Stipulated with respect to the rising edge (\uparrow) of SCK0 or SCK1.	0.3			μs	
[Serial output]						1		-1
		t _{ско}	SO0, SO1: With the timing of Figure 4 and the test load of Figure 5. Stipulated with respect to the falling edge (\downarrow) of SCK0 or SCK1.			0.3		

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
[Pulse conditions]		·					
INT0 high and low-level	t _{IOH} , t _{IOL}	INT0: Figure 6, conditions under which the INT0 interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted	2			Тсус	
High and low-level pulse widths for interrupt inputs other than INT0	t _{IIH} , t _{IIL}	INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted	2			Тсус	
PIN1 high and low-level pulse widths	t _{PINH} , t _{PINL}	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2			Тсус]
RES high and low-level pulse widths	t _{RSH} , t _{RSL}	RES: Figure 6, conditions under which reset can be applied.	3			Тсус]
Comparator response speed	T _{RS}	PD: Figure 7, V _{DD} = 3.0 to 5.5 V			20	ms	
Operating surrent drain	1	V _{DD} : 4-MHz ceramic oscillator		3.0	5.0	mA	6
Operating current drain	DD OP	V _{DD} : 4-MHz external clock		3.0	5.0	mA] °
Halt mode current drain		V _{DD} : 4-MHz ceramic oscillator		1.0	2.0	mA	
	DDHALT	V _{DD} : 4-MHz external clock		1.0	2.0	mA	1
Hold mode current drain	IDDHOLD	V _{DD} : V _{DD} = 1.8 to 5.5 V		0.01	10	μA	

Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected.

2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.

3. With the output Nch transistor off for CMOS output specification pins.

4. With the output Nch transistor off for pull-up output specification pins.

5. With the output Nch transistor off for open-drain output specification pins.

6. Reset state





Figure 1 External Clock Input Waveform






Figure 2 Ceramic Oscillator Circuit




Table 1 Guaranteed Ceramic Oscillator Constants

4 MHz	C1 = 33 pF ± 10%	4 MHz	C1 = 33 pF ± 10%	
(Murata Mfg. Co., Ltd.) CSA4.00MG	C2 = 33 pF ± 10%	()	C2 = 33 pF ± 10%	
	Rd = 0	KBR4.0MS	Rd = 0	






Figure 5 Timing Load




Figure 6 Input Timing for the INT0, INT1, INT2, PIN1, and RES pins




Figure 7 Comparator Response Speed Trs Timing

LC66XXX Series Instruction Table (by function)

Abbreviations:

- AC: Accumulator
- E: E register
- CF: Carry flag
- ZF: Zero flag
- HL: Data pointer DPH, DPL
- XY: Data pointer DPX, DPY
- M: Data memory
- M (HL): Data memory pointed to by the DPH, DPL data pointer
- M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer
- M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer
- SP: Stack pointer
- M2 (SP): Two words of data memory pointed to by the stack pointer
- M4 (SP): Four words of data memory pointed to by the stack pointer
- in: n bits of immediate data
- t2: Bit specification

t2	11	10	01	00
Bit	2 ³	2 ²	21	20

- PCh: Bits 8 to 11 in the PC
- PCm: Bits 4 to 7 in the PC
- PCI: Bits 0 to 3 in the PC
- Fn: User flag, n = 0 to 15
- TIMER0: Timer 0
- TIMER1: Timer 1
- SIO: Serial register
- P: Port
- P (i4): Port indicated by 4 bits of immediate data
- INT: Interrupt enable flag
- (), []: Indicates the contents of a location
- $\leftarrow: \qquad \text{Transfer direction, result}$
- \forall : Exclusive or
- A: Logical and
- v: Logical or
- +: Addition
- -: Subtraction
- —: Taking the one's complement

	Mnemonic	Instructi	on code D ₃ D ₂ D ₁ D ₀	Number of bytes	imber of cles	Operation	Description	Affected status	Note
	ator manipulation instru		D ₃ D ₂ D ₁ D ₀	Nu byd	ΝŠ			bits	
CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	$AC \leftarrow 0$ (Equivalent to LAI 0.)	Clear AC to 0.	ZF	Has a vertical skip function.
DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0 1 1 0	2	2	$AC \leftarrow (AC) + 6$ (Equivalent to ADI 6.)	Add six to AC.	ZF	
DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 1 0	1 1 1 1 1 0 1 0	2	2	$AC \leftarrow (AC) + 10$ (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF	
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	$CF \leftarrow 0$	Clear CF to 0.	CF	
STC	Set CF	0 0 0 1	1 1 1 1	1	1	$CF \leftarrow 1$	Set CF to 1.	CF	
CMA	Complement AC	0001	1 0 0 0	1	1	$AC \leftarrow \overline{(AC)}$	Take the one's complement of AC.	ZF	
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	$AC \gets (AC) + 1$	Increment AC.	ZF, CF	
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	$AC \gets (AC) - 1$	Decrement AC.	ZF, CF	
RAR	Rotate AC right through CF	0001	0 0 0 0	1	1	$\begin{array}{l} AC_3 \leftarrow (CF), \\ ACn \leftarrow (ACn + 1), \\ CF \leftarrow (AC_0) \end{array}$	Shift AC (including CF) right.	CF	
RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	$\begin{array}{l} AC_0 \leftarrow (CF),\\ ACn+1 \leftarrow (ACn),\\ CF \leftarrow (AC_3) \end{array}$	Shift AC (including CF) left.	CF, ZF	
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	$E \gets (AC)$	Transfer the contents of AC to E.		
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	$AC \gets (E)$	Transfer the contents of E to AC.	ZF	
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	$(AC) \leftrightarrow (E)$	Exchange the contents of AC and E.		
[Memory	manipulation instructior	ns]	1			1	I	1	1
IM	Increment M	0001	0 0 1 0	1	1	M (HL) ← [M (HL)] + 1	Increment M (HL).	ZF, CF	
DM	Decrement M	0010	0010	1	1	M (HL) ← [M (HL)] – 1	Decrement M (HL).	ZF, CF	
IMDR i8	Increment M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	M (i8) ← [M (i8)] + 1	Increment M (i8).	ZF, CF	
DMDR i8	Decrement M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	M (i8) ← [M (i8)] – 1	Decrement M (i8).	ZF, CF	
SMB t2	Set M data bit	0000	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 1	Set the bit in M (HL) specified by t0 and t1 to 1.		
RMB t2	Reset M data bit	0010	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 0	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
[Arithmeti	c, logic and comparisor	n instructions]				I	I		
AD	Add M to AC	0 0 0 0	0 1 1 0	1	1	AC ← (AC) + [M (HL)]	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
ADDR i8	Add M direct to AC	1 1 0 0 I ₇ I ₆ I ₅ I ₄	1 0 0 1 I ₃ I ₂ I ₁ I ₀	2	2	AC ← (AC) + [M (i8)]	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
ADC	Add M to AC with CF	0000	0 0 1 0	1	1	AC ← (AC) + [M (HL)] + (CF)	Add the contents of AC, M (HL) and C as two's complement values and store the result in AC.	ZF, CF	
ADI i4	Add immediate data to AC	1 1 0 0 0 0 1 0	1 1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	$\begin{array}{l} AC \leftarrow (AC) \texttt{+} \\ I_3, I_2, I_1, I_0 \end{array}$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	AC ← [M (HL)] – (AC) – (CF)	Subtract the contents of AC and \overline{CF} from M (HL) as two's complement values and store the result in AC.	ZF, CF	CF will be zero there was a borrow and one otherwise.
ANDA	And M with AC then store AC	0 0 0 0	0 1 1 1	1	1	AC ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in AC.	ZF	
ORA	Or M with AC then store AC	0000	0 1 0 1	1	1	AC ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in AC.	ZF	

Continued from preceding page.

	Mnemonic	Instruction code		O O O O O O O O O O O O O O O O O O O		Operation	Description	Affected status	Note
		D7 D6 D5 D4	$D_3 D_2 D_1 D_0$	Num byte:	Num cycle			bits	
[Arithmeti	c, logic and comparisor	n instructions]				I	I	1	1
EXL	Exclusive or M with AC then store AC	0 0 0 1	0 1 0 1	1	1	AC ← (AC) ∨ [M (HL)]	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZF	
ANDM	And M with AC then store M	0000	0 0 1 1	1	1	M (HL) ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in M (HL).	ZF	
ORM	Or M with AC then store M	0 0 0 0	0 1 0 0	1	1	M (HL) ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF	
							Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result.		
СМ	Compare AC with M	0 0 0 1	0 1 1 0	1	1	[M (HL)] + (AC) + 1	Indigination CF ZF comparison CF ZF [M (HL)] > (AC) 0 0 [M (HL)] = (AC) 1 1 [M (HL)] < (AC)	ZF, CF	
Cl i4	Compare AC with immediate data	1 1 0 0 1 0 1 0	1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	$\overline{I_3 I_2 I_1 I_0}$ + (AC) + 1	$\label{eq:compare the contents of AC} \begin{array}{c} \text{Compare the contents of AC} \\ \text{and the immediate data} \\ \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 \ \text{and set or clear CF} \\ \text{and ZF} \ \text{according to the result.} \end{array} \\ \hline \begin{array}{c} \text{Magnitude} \\ \text{comparison} \\ \hline \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 > \text{AC} \\ \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 = \text{AC} \\ \hline \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 = \text{AC} \\ \hline \text{I}_3 \ \text{I}_2 \ \text{I}_1 \ \text{I}_0 < \text{AC} \\ \hline \end{array} \\ \end{array} $	ZF, CF	
CLI i4	Compare DP _L with immediate data	1 1 0 0 1 0 1 1	1 1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	$\begin{array}{l} ZF \leftarrow 1 \\ \text{if } (DP_L) = I_3 \ I_2 \ I_1 \ I_0 \\ ZF \leftarrow 0 \\ \text{if } (DP_L) \ I_3 \ I_2 \ I_1 \ I_0 \end{array}$	Compare the contents of DP_L with the immediate data. Set ZF if identical and clear ZF if not.	ZF	
CMB t2	Compare AC bit with M data bit	1 1 0 0 1 1 0 1	1 1 1 1 0 0 t ₁ t ₀	2	2	$\begin{array}{l} ZF \leftarrow 1 \\ \mathrm{if} \ (AC, t2) = [M \ (HL), \\ t2] \\ ZF \leftarrow 0 \\ \mathrm{if} \ (AC, t2) [M \ (HL), \\ t2] \end{array}$	Compare the corresponding bits specified by t0 and t1 in AC and M (HL). Set ZF if identical and clear ZF if not.	ZF	
[Load and	store instructions]				I		1		
LAE	Load AC and E from M2 (HL)	0101	1 1 0 0	1	1	$\begin{array}{l} AC \leftarrow M \ (HL), \\ E \leftarrow M \ (HL+1) \end{array}$	Load the contents of M2 (HL) into AC, E.		
LAI i4	Load AC with immediate data	1 0 0 0	l ₃ l ₂ l ₁ l ₀	1	1	$AC \leftarrow I_3 I_2 I_1 I_0$	Load the immediate data into AC.	ZF	Has a vertical skip function
LADR i8	Load AC from M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccc} 0 & 0 & 0 & 1 \\ l_3 & l_2 & l_1 & l_0 \end{array}$	2	2	AC ← [M (i8)]	Load the contents of M (i8) into AC.	ZF	
S	Store AC to M	0 1 0 0	0 1 1 1	1	1	$M\left(HL\right) \leftarrow (AC)$	Store the contents of AC into M (HL).		
SAE	Store AC and E to M2 (HL)	0 1 0 1	1 1 1 0	1	1	$\begin{array}{l} M \; (HL) \leftarrow (AC) \\ M \; (HL+1) \leftarrow (E) \end{array}$	Store the contents of AC, E into M2 (HL).		
LA reg	Load AC from M (reg)	0 1 0 0	1 0 t ₀ 0	1	1	AC ← [M (reg)]	Load the contents of M (reg) into AC. The reg is either HL or XY depending on t_0 . $\hline \hline reg T_0 \\ HL 0 \\ XY 1 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	ZF	

Continued from preceding page.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Mnemonic	Instructi	on code	ber of	ber of	Operation	Description	Affected status	Note
$ \begin{aligned} \text{Land and store instructional} \\ \text{Land AC from M (reg)} \\ \text{then increment reg} \\ \text{Land AC from M (reg)} \\ \text{then increment reg} \\ then incr$			D7 D6 D5 D4	$D_3 D_2 D_1 D_0$	Num byte	Num				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	[Load and	store instructions]		•			•	•		•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LA reg, I		0 1 0 0	1 0 t ₀ 1	1	2	$DP_L \leftarrow (DP_L) + 1$	into AC. (The reg is either HL or XY.) Then increment the contents of either DP_L or DP_Y . The relationship between t_0 and reg is the same as that	ZF	according to the result of incrementing
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LA reg, D		0101	1 0 t ₀ 1	1	2	$DP_L \leftarrow (DP_L) - 1$	into AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t_0 and reg is the same as that	ZF	according to the result of decrementing
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	XA reg	-	0 1 0 0	1 1 t ₀ 0	1	1	$(AC) \leftrightarrow [M \ (reg)]$	M (reg) and AC. The reg is either HL or XY depending on t_0 . $\begin{tabular}{c} reg & T_0 \\ \hline HL & 0 \\ \hline \end{tabular}$		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	XA reg, I	M (reg) then	0 1 0 0	1 1 t ₀ 1	1	2	$DP_{L} \leftarrow (DP_{L}) + 1$	M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t_0 and reg is the same as that for	ZF	according to the result of incrementing
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	XA reg, D	M (reg) then	0 1 0 1	1 1 t ₀ 1	1	2	$DP_L \leftarrow (DP_L) - 1$	M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t_0 and reg is the same as that for	ZF	according to the result of decrementing
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	XADR i8	U U			2	2	$(AC) \leftrightarrow [M (i8)]$			
RTBLRead table data from program ROM010110112E, AC \leftarrow [ROM (PCh, E, AC)]at the location determined by replacing the lower 8 bits of the PC with E, AC.RTBLPRead table data from program ROM then output to P4, 5010110012E, AC \leftarrow [ROM (PCh, E, AC)]Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.(Data pointer manipulation instructions]0110001100011000LDZ i4Load DP _H with immediate data respectively011001111001110LHI i4Load DP _H with immediate data0001111222DP _H \leftarrow 0 DPL \leftarrow 13 12 11 10Load the immediate data i4Into DPL.LLI i4Load DP _H with immediate data000111222DP _H \leftarrow 13 12 11 10Load the immediate data i4LLI i8Load DP _L with immediate data1100000222DP _H \leftarrow 13 12 11 10Load the immediate data i4LLI i8Load DP _L , With immediate data11000000222LLI i8Load DP _L ,	LEAI i8				2	2				
RTBLPRead table data from program ROM then output to P4, 5010011000112Port 4, 5 \leftarrow [ROM (PCh, E, AC)]ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.[Data pointer manipulation instructions]LDZ i4Load DP _H with zero and DP _L with immediate data respectively0110111001110LHI i4Load DP _H with immediate data11001111000000LHI i4Load DP _H with immediate data1100111100000LHI i4Load DP _H with immediate data1100111100000LHI i4Load DP _L with immediate data1100111100000LHI i8Load DP _L , with immediate data110000022DP _L \leftarrow 1 ₃ 1 ₂ 1 ₁ 1 ₀ Load the immediate data i4 into DP _L .LHI i8Load DP _H , DP _L with immediate data110000022DP _L \leftarrow 1 ₃ 1 ₂ 1 ₁ 1 ₀ Load the immediate data into DL _H , DP _L .LYM i8Load DP _H , DP _Y with11 <td< td=""><td>RTBL</td><td></td><td>0 1 0 1</td><td>1010</td><td>1</td><td>2</td><td></td><td>at the location determined by replacing the lower 8 bits of</td><td></td><td></td></td<>	RTBL		0 1 0 1	1010	1	2		at the location determined by replacing the lower 8 bits of		
Load DP _H with zero and DP _L with immediate data respectively 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 <	RTBLP	program ROM then	0 1 0 1	1 0 0 0	1	2		ROM data at the location determined by replacing the lower 8 bits of the PC with		
LDZ i4 and DP_L with immediate data respectively 0 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 1 DP _H $\leftarrow 0$ DPL $\leftarrow 1_3 1_2 1_1 1_0$ Load zero into DP _H and the immediate data i4 into DP_L. LHI i4 Load DP _H with immediate data 1 <td>[Data poir</td> <td></td> <td>ctions]</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	[Data poir		ctions]							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDZ i4	and DP _L with immediate data	0 1 1 0	I ₃ I ₂ I ₁ I ₀	1	1				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	LHI i4				2	2	$DP_H \leftarrow I_3 I_2 I_1 I_0$			
LHLI i8 immediate data I7 I6 I5 I4 I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I0 I2 I2 DPL \leftarrow I3 I2 I1 I0 I1 I1 I2 I2 I2 DPL \leftarrow I3 I2 I1 I0 I2 I2 I2 DPL \leftarrow I3 I2 I1 I2 I2 I2 I2 DPL \leftarrow I3 I2 I1 I2 I2 I2 DPL \leftarrow I3 I2 I3 I2	LLI i4	immediate data	0 0 0 1	l ₃ l ₂ l ₁ l ₀	2	2				
	LHLI i8		I ₇ I ₆ I ₅ I ₄		2	2	$DP_L \gets I_3 I_2 I_1 I_0$			
	LXYI i8				2	2				

	Mnemonic	Instructio	on code	Number of bytes	Number of cycles	Operation	Description	Affected status	Note
			D ₃ D ₂ D ₁ D ₀	Nur byte	SUC			bits	
IL	nter manipulation instru	0 0 0 1	0001	1	1	$DP_{L} \leftarrow (DP_{L}) + 1$	Increment the contents	ZF	
DL	Decrement DP _I	0010	0001	1	1	$DP_L \leftarrow (DP_L) - 1$	of DP _L . Decrement the contents	ZF	
IY	Increment DP _Y	0001	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) + 1$	of DP _L . Increment the contents of DP _Y .	ZF	
DY	Decrement DP _Y	0 0 1 0	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) - 1$	Decrement the contents of DP _Y .	ZF	
ТАН	Transfer AC to DP _H	1 1 0 0 1 1 1 1	1 1 1 1 1 0 0 0 0	2	2	$DP_H \leftarrow (AC)$	Transfer the contents of AC to DP _H .		
THA	Transfer DP _H to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 0	2	2	$AC \gets (DP_H)$	Transfer the contents of DP _H to AC.	ZF	
ХАН	Exchange AC with DP _H	0 1 0 0	0000	1	1	$(AC) \leftrightarrow (DP_H)$	Exchange the contents of AC and DP_{H} .		
TAL	Transfer AC to DP _L	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 1	2	2	$DP_L \leftarrow (AC)$	Transfer the contents of AC to DP_L .		
TLA	Transfer DP _L to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 1	2	2	$AC \gets (DP_L)$	Transfer the contents of DP _L to AC.	ZF	
XAL	Exchange AC with DPL	0 1 0 0	0001	1	1	$(AC) \leftrightarrow (DP_L)$	Exchange the contents of AC and DP_{L} .		
TAX	Transfer AC to DP _X	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 0	2	2	$DP_X \gets (AC)$	Transfer the contents of AC to DP_X .		
TXA	Transfer DP _X to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 0	2	2	$AC \gets (DP_X)$	Transfer the contents of DP_X to AC.	ZF	
XAX	Exchange AC with DP_X	0 1 0 0	0 0 1 0	1	1	$(AC) \leftrightarrow (DP_X)$	Exchange the contents of AC and DP_X .		
TAY	Transfer AC to DP _Y	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 0 0 1 1	2	2	$DP_Y \gets (AC)$	Transfer the contents of AC to DP _Y .		
TYA	Transfer DP _Y to AC	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 0 0 1 1	2	2	$AC \gets (DP_Y)$	Transfer the contents of DP_Y to AC.	ZF	
XAY	Exchange AC with DP _Y	0 1 0 0	0011	1	1	$(AC) \leftrightarrow (DP_Y)$	Exchange the contents of AC and DP_{Y} .		
[Flag mai	nipulation instructions]	[Γ			I		1	Γ
SFB n4	Set flag bit	0 1 1 1	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 1	Set the flag specified by n4 to 1.		
RFB n4	Reset flag bit	0011	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 0	Reset the flag specified by n4 to 0.	ZF	
[Jump an	d subroutine instruction	s]			1	1	1	1	1
JMP addr	Jump in the current bank	1 1 1 0 P ₇ P ₆ P ₅ P ₄	P ₁₁ P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	PC13, 12 ← PC13, 12 PC11 to 0 ← P ₁₁ to P ₈	Jump to the location in the same bank specified by the immediate data P12.		This becomes PC12 + (PC12) immediately following a BANk instruction.
JPEA	Jump to the address stored at E and AC in the current page	0010	0 1 1 1	1	1	$\begin{array}{l} \text{PC13 to 8} \leftarrow \\ \text{PC13 to 8}, \\ \text{PC7 to 4} \leftarrow (\text{E}), \\ \text{PC3 to 0} \leftarrow (\text{AC}) \end{array}$	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.		
CAL addr	Call subroutine	0 1 0 1 P ₇ P ₆ P ₅ P ₄	0 P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} PC13 to 11 \leftarrow 0,\\ PC10 to 0 \leftarrow \\ P_{10} \text{ to P}_{0},\\ M4 (SP) \leftarrow \\ (CF, ZF, PC13 to 0),\\ SP \leftarrow (SP)\text{-4} \end{array}$	Call a subroutine.		
CZP addr	Call subroutine in the zero page	1010	P ₃ P ₂ P ₁ P ₀	1	2	$\begin{array}{l} {\sf PC13 to 6,} \\ {\sf PC10} \leftarrow 0, \\ {\sf PC5 to 2} \leftarrow {\sf P_3 to P_0,} \\ {\sf M4} \ ({\sf SP}) \leftarrow \\ ({\sf CF}, {\sf ZF}, {\sf PC12 to 0}), \\ {\sf SP} \leftarrow {\sf SP-4} \end{array}$	Call a subroutine on page 0 in bank 0.		
BANK	Change bank	0 0 0 1	1011	1	1		Change the memory bank and register bank.		

Continued from preceding page.

	Mnemonic	Instructi	on code D ₃ D ₂ D ₁ D ₀	oer of	oer of s	Operation	Description	Affected status	Note
	Whentonic	D7 D6 D5 D4	$D_3 D_2 D_1 D_0$	Numb bytes	Numb	Operation	Description	bits	Note
[Jump an	d subroutine instruction	s]							
PUSH reg	Push reg on M2 (SP)	1 1 0 0 1 1 1 1	1 1 1 1 1 i ₁ i ₀ 0	2	2	$\begin{array}{l} \text{M2 (SP)} \leftarrow (\text{reg}) \\ \text{SP} \leftarrow (\text{SP}) - 2 \end{array}$	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store.regi1i0HL00XY01AE10Illegal value11		
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0	1 1 1 1 1 i ₁ i ₀ 0	2	2	$\begin{array}{l} SP \leftarrow (SP) + 2 \\ reg \leftarrow [M2\ (SP)] \end{array}$	Add 2 to SP and then load the contents of M2(SP) into reg. The relation between i1i0 and reg is the same as that for the PUSH reg instruction.		
RT	Return from subroutine	0001	1 1 0 0	1	2	$\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4\ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.		
RTI	Return from interrupt routine	0001	1 1 0 1	1	2	$\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \\ CF, \ ZF \leftarrow [M4 \ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF	
[Branch in	nstructions]								
BAt2 addr	Branch on AC bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	$\begin{array}{cccc} 0 & 0 & t_1 & t_0 \\ P_3 & P_2 & P_1 & P_0 \end{array}$	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 P_6 P_5 P_4 \\ P_3 P_2 P_1 P_0 \\ \text{if (AC, t2)} = 1 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data t_1 t_0 is one.		
BNAt2 addr	Branch on no AC bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 P_6 P_5 P_4 \\ P_3 P_2 P_1 P_0 \\ \text{if (AC, t2) = 0} \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data t_1 t_0 is zero.		
BMt2 addr	Branch on M bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } [M \ (\text{HL}), \text{t2}] \\ = 1 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data $t_1 t_0$ is one.		
BNMt2 addr	Branch on no M bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } [M \ (\text{HL}), \text{t2}] \\ = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data $t_1 t_0$ is zero.		
BPt2 addr	Branch on Port bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP _L), t2] = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DP _L) specified by the immediate data $t_1 t_0$ is one.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.
BNPt2 addr	Branch on no Port bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP _L), t2] = 0	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DP _L) specified by the immediate data $t_1 t_0$ is zero.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.

	Mnemonic	Instructi	ction code to Lagrand		ber of s	Operation	Description	Affected status	Note
	Whemonic	D7 D6 D5 D4	D ₃ D ₂ D ₁ D ₀	Numb bytes	Numb	Operation	Description	bits	Note
[Branch ir	nstructions]	1	I		1	1	1	,	
BC addr	Branch on CF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} PC7 \text{ to } 0 \leftarrow \\ P_7 P_6 P_5 P_4 \\ P_3 P_2 P_1 P_0 \\ \text{if (CF)} = 1 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if CF is one.		
BNC addr	Branch on no CF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} PC7 \text{ to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (CF) = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if CF is zero.		
BZ addr	Branch on ZF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} PC7 \text{ to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (ZF) = 1 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if ZF is one.		
BNZ addr	Branch on no ZF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} PC7 \text{ to } 0 \leftarrow \\ P_7 P_6 P_5 P_4 \\ P_3 P_2 P_1 P_0 \\ \text{if } (ZF) = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if ZF is zero.		
BFn4 addr	Branch on flag bit	1 1 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (Fn) = 1	Branch to the location in the same page specified by P_0 to P_7 if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is one.		
BNFn4 addr	Branch on no flag bit	1 0 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} PC7 \text{ to } 0 \leftarrow \\ P_7 P_6 P_5 P_4 \\ P_3 P_2 P_1 P_0 \\ \text{if (Fn)} = 0 \end{array}$	Branch to the location in the same page specified by P_0 to P_7 if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is zero.		
[I/O instru	ictions]								
IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	$AC \gets (P0)$	Input the contents of port 0 to AC.	ZF	
IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	$AC \gets [P \ (DP_L)]$	Input the contents of port $P(DP_L)$ to AC.	ZF	
IPM	Input port to M	0001	1001	1	1	$M\;(HL) \gets [P\;(DP_{L})]$	Input the contents of port P (DP_L) to M (HL).		
IPDR i4	Input port to AC direct	1 1 0 0 0 1 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$AC \gets [P \ (i4)]$	Input the contents of P (i4) to AC.	ZF	
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.		
OP	Output AC to port	0 0 1 0	0 1 0 1	1	1	$P\left(DP_{L}\right) \gets (AC)$	Output the contents of AC to port P (DP_L).		
OPM	Output M to port	0001	1010	1	1	$P \; (DP_L) \gets [M \; (HL)]$	Output the contents of M (HL) to port P (DP _L).		
OPDR i4	Output AC to port direct	1 1 0 0 0 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).		
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 1	2	2	P (4) ← (E) P (5) ← (AC)	Output the contents of E and AC to ports P (4) and P (5) respectively.		
SPB t2	Set port bit	0 0 0 0	1 0 t ₁ t ₀	1	1	$[P (DP_L), t2] \leftarrow 1$	Set to one the bit in port P (DP _L) specified by the immediate data $t_1 t_0$.		
RPB t2	Reset port bit	0010	1 0 t ₁ t ₀	1	1	$[P \; (DP_L), t2] \gets 0$	Clear to zero the bit in port P (DP _L) specified by the immediate data $t_1 t_0$.	ZF	
ANDPDR i4, p4	And port with immediate data then output	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$	Take the logical AND of P (P_3 to P ₀) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P (P_3 to P ₀).	ZF	
ORPDR i4, p4	Or port with immediate data then output	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$	Take the logical OR of P (P ₃ to P ₀) and the immediate data I ₃ I ₂ I ₁ I ₀ and output the result to P (P ₃ to P ₀).	ZF	

Continued from preceding page.

	Mnemonic	Instructi	on code	Number of bytes	Number of cycles	Operation	Description	Affected status	Note
		D7 D6 D5 D4	$D_3 D_2 D_1 D_0$	Num bytes	Num cycle	operation	2000.1910.1	bits	
[Timer cor	ntrol instructions]								
WTTM0	Write timer 0	1 1 0 0	1010	1	2	TIMER0 \leftarrow [M2 (HL)], (AC)	Write the contents of M2 (HL), AC into the timer 0 reload register.		
WTTM1	Write timer 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 0 1 0 0	2	2	$TIMER1 \leftarrow (E), (AC)$	Write the contents of E, AC into the timer 1 reload register A.		
RTIM0	Read timer 0	1 1 0 0	1011	1	2	M2 (HL), AC \leftarrow (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.		
RTIM1	Read timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 1	2	2	$E,AC \gets (TIMER1)$	Read out the contents of the timer 1 counter into E, AC.		
START0	Start timer 0	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 0	2	2	Start timer 0 counter	Start the timer 0 counter.		
START1	Start timer 1	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 1	2	2	Start timer 1 counter	Start the timer 1 counter.		
STOP0	Stop timer 0	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1 0	2	2	Stop timer 0 counter	Stop the timer 0 counter.		
STOP1	Stop timer 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 0 1 1 1	2	2	Stop timer 1 counter	Stop the timer 1 counter.		
[Interrupt	control instructions]					I	Ι		
MSET	Set interrupt master enable flag	1 1 0 0 0 1 0 1	1 1 0 1 0 0 0 0	2	2	$MSE \leftarrow 1$	Set the interrupt master enable flag to one.		
MRESET	Reset interrupt master enable flag	1 1 0 0 1 0 0 1	1 1 0 1 0 0 0 0	2	2	$MSE \leftarrow 0$	Clear the interrupt master enable flag to zero.		
EIH i4	Enable interrupt high	1 1 0 0 0 1 0 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$EDIH \gets (EDIH) \lor i4$	Set the interrupt enable flag to one.		
EIL i4	Enable interrupt low	1 1 0 0 0 1 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$EDIL \gets (EDIL) \lor i4$	Set the interrupt enable flag to one.		
DIH i4	Disable interrupt high	1 1 0 0 1 0 0 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$EDIH \leftarrow (EDIH) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF	
DIL i4	Disable interrupt low	1 1 0 0 1 0 0 0	1 1 0 1 I ₃ I ₂ I ₁ I ₀	2	2	$EDIL \leftarrow (EDIL) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF	
WTSP	Write SP	1 1 0 0 1 1 0 1	1 1 1 1 1 0 1 0	2	2	$SP \gets (E), (AC)$	Transfer the contents of E, AC to SP.		
RSP	Read SP	1 1 0 0 1 1 0 1	1 1 1 1 1 0 1 1	2	2	$E,AC \leftarrow (SP)$	Transfer the contents of SP to E, AC.		
[Standby o	control instructions]								
HALT	HALT	1 1 0 0 1 1 0 1	1 1 1 1 1 1 1 1 1	2	2	HALT	Enter halt mode.		
HOLD	HOLD	1 1 0 0 1 1 0 1	1 1 1 1 1 1 1 1	2	2	HOLD	Enter hold mode.		
[Serial I/O	control instructions]						1		
STARTS	Start serial I O	1 1 0 0 1 1 1 0	1 1 1 1 1 1 1 0	2	2	START SI O	Start SIO operation.		
WTSIO	Write serial I O	1 1 0 0 1 1 1 0	1 1 1 1 1 1 1 1	2	2	$SIO \gets (E),(AC)$	Write the contents of E, AC to SIO.		
RSIO	Read serial I O	1 1 0 0 1 1 1 1	1 1 1 1 1 1 1 1	2	2	$E,AC \leftarrow (SIO)$	Read out the contents of SIO into E, AC.		
[Other ins	tructions]					I	Ι		
NOP	No operation	0 0 0 0	0 0 0 0	1	1	No operation	Consume one machine cycle without performing any operation.		
SB i2	Select bank	1 1 0 0 1 1 0 0	1 1 1 1 0 0 l ₁ l ₀	2	2	$PC12 \leftarrow I_1 I_0$	Specify the memory bank.		

Note: The range of for i2 in SB instruction varies according to device. Refer to User's Manual for that.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.