

CMOS LSI

LC75391, 75391M

Single-Chip Electronic Volume Control System



Overview

The LC75391 and LC75391M are single-chip electronic volume and tone control systems that support volume control, tone control, and input and output signal switching functions controlled by serial input data.

Functions

- Input and output signal switching: The four I/O switches can be set to on or off independently.
- Volume control: Independent control of the left and right channels can be used to implement a balance function.

0 to -20 dB in 2 dB steps, -20 to -32 dB in 3 dB steps, -32 to -53 dB in 4 dB steps, -52 to -70 dB in 4.5 dB steps, and $-\infty$.

• Tone controls: Four frequency characteristic types selectable by setting internal switches.

Also supports a buffer function that requires no external components.

• Two general-purpose output ports: These ports allow this LSI to control motorized volume controls and general-purpose logic.


CCB is a trademark of SANYO ELECTRIC CO., LTD.

• CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions


unit: mm

3196-DIP30SD



unit: mm

3216-MFP30S



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	12	V
Maximum input voltage	V _{IN} max	CL, DI, CE, L1 to L4, R1 to R4	V_{SS} – 0.3 to V_{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 85°C	160	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-50 to +125	°C

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}	5.5		11.0	V
Input high-level voltage	VIH	CL, DI, CE	4.0		V _{DD}	V
Input low-level voltage	VIL	CL, DI, CE	V _{SS}		1.0	V
Output high-level voltage	V _{OH}	PA, PB: I _O = 5 mA	V _{DD} – 2		V _{DD}	V
Output low-level voltage	V _{OL}	PA, PB: I _O = 5 mA	V _{SS}		2.0	V
Input voltage amplitude	V _{IN}	L1 to L4, R1 to R4	V _{SS}		V _{DD}	Vp-p
Input pulse width	t _{øW}	CL	1.0			μs
Setup time	t _{set up}	CL, DI, CE	1.0			μs
Hold time	t _{hold}	CL, DI, CE	1.0			μs
Operating frequency	fopg	CL			500	kHz

Allowable Operating Ranges at $Ta=25^{\circ}C,\,V_{SS}=0$ V

Electrical Characteristics at $Ta=25^{\circ}C,\,V_{DD}$ = 10 V, V_{SS} = 0 V


Parameter	Symbol	Conditions	min	typ	max	Unit
[Input Block]	•					
Input resistance	Rin	L1 to L4, R1 to R4		500		kΩ
[Overall Characteristics]	•					
Total harmonic distortion	THD (1)	V_{IN} = 100 mVrms, f = 1 kHz, overall, buffer mode off, flat state		0.013		%
	THD (2)	V_{IN} = 100 mVrms, f = 20 kHz, overall, buffer mode off, flat state		0.013		%
Crosstalk	СТ	V_{IN} = 1 Vrms, f = 1 kHz, overall, Rg = 1 k Ω , buffer mode off, flat state		81		dB
Maximum attenuation	V _O min	V_{IN} = 1 Vrms, f = 1 kHz, main volume at $-\infty$, buffer mode on		-80		dB
	V _N (1)	Flat overall (IHF-A), Rg = 1 k Ω , buffer mode off, flat state		15		μV
Output noise voltage	V _N (2)	Flat overall (DIN-AUDIO), Rg = 1 k Ω , buffer mode off, flat state		22		μV
Current drain	I _{DD}	$V_{DD} - V_{SS} = 11 \text{ V}$		7	10	mA
Input high-level current	IIH	CL, DI, CE, V _{IN} = 10 V			10	μA
Input low-level current	Ι _{ΙL}	CL, DI, CE, V _{IN} = 0 V	-10			μA

Equivalent Circuit Block Diagram




Test Circuits

1. Total harmonic distortion




۵۹۹۵۳ Unit (resistance: Ω, capacitance: F)

2. Output noise voltage




Unit (resistance: Ω , capacitance: F)

3. Crosstalk



۸٥4360 Unit (resistance: Ω, capacitance: F)

Pin Assignment



Pin Functions


Pin No.	Symbol	Function	Circuit configuration
1 30	PA PB	Digital CMOS output port	
2 29	LVROUT RVROUT	Volume control circuit outputs	A04353
3 28	LTOUT RTOUT	Tone control circuit outputs	
4 27	LTCOM RTCOM	Tone control circuit operational amplifier inverting inputs	A04364

Continued on next page.

Continued from preceding page.

Pin No.	Symbol	Function	Circuit configuration			
8	LT1					
7	LT2		- 			
6	LT3					
5	LT4	Connections for the external components that determine the tone				
23	RT1	control pattern				
24	RT2					
25	RT3		777			
26	RT4		A04365			
12	L1					
11	L2		- 9 - ^V D D			
10	L3		🔺			
9	L4	Audio signal inputs and outputs				
19	R1		▲ ≱			
20	R2		TT Vref			
21	R3		A04366			
22	R4					
13	V _{DD}	Power supply				
18	Vref	Analog system ground				
17	V _{SS}	Ground				
14 15	CL DI	Serial data and clock inputs for device control	A04367			
16	CE	Chip enable Data is read into internal latches and all analog switches change state when this input changes from high to low. Data transfer is enabled when this input is high.	A04367			


Volume Control Equivalent Circuit




The right channel is identical. Unit (resistance: $k\Omega$)


Control System Timing and Data Formats

The LC75391 is controlled by applying the stipulated data to the CE, CL, and DI pins. The data structure consists of a total of 32 bits, of which 8 bits are address and 24 bits are data.



Note: The bits D20, D21, and D22 are test mode selection bits. These bits must be set to 0 by user applications.







Unit (resistance: Ω , capacitance: F)

Usage Notes

- 1. The internal analog switch states are undefined when power is first applied. Signals should be muted externally until the control data has been set up.
- 2. Cover the CL, DI, and CE pin signal lines with the ground pattern or use shielded cable for those lines to prevent the high-frequency digital signals transmitted to the CL, DI, and CE pins from entering the analog system as noise.
- 3. Use bipolar capacitors if at all possible for capacitors for which no polarity is indicated.
- 4. We recommend making large changes in the electronic volume control setting, such as from 0 dB to −∞ dB, by using several intermediate steps as shown in the example below. This can reduce the switching noise associated with large changes.

Example: $0 \text{ dB} \rightarrow -10 \text{ dB} \rightarrow -20 \text{ dB} \rightarrow -40 \text{ dB} \rightarrow -70 \text{ dB} \rightarrow -\infty$






Usage Notes

- 1. The internal analog switch states are undefined when power is first applied. Signals should be muted externally until the control data has been set up.
- 2. Cover the CL, DI, and CE pin signal lines with the ground pattern or use shielded cable for those lines to prevent the high-frequency digital signals transmitted to the CL, DI, and CE pins from entering the analog system as noise.
- 3. If at all possible, use bipolar capacitors for capacitors which have no polarity indicated.
- 4. We recommend using several intermediate steps as shown in the example below to make large changes in the electronic volume control setting, such as from 0 dB to −∞ dB. This can reduce the switching noise associated with these large changes.

Example: $0 \text{ dB} \rightarrow -10 \text{ dB} \rightarrow -20 \text{ dB} \rightarrow -40 \text{ dB} \rightarrow -70 \text{ dB} \rightarrow -\infty$



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1995. Specifications and information herein are subject to change without notice.