



## **DC Fan Motor Driver**

### Overview

The LB1975 is a three-phase brushless motor driver IC suited for use in direct PWM driving of DC fan motors for air conditioners, water heaters, and other similar equipment. Since a shunt regulator circuit is built in, single power supply operation sharing the same power supply for the motor is supported.


#### **Features**

- Withstand voltage 45 V, output current 2.5 A
- Direct PWM drive output
- 3 built-in output top-side diodes
- Built-in current limiter
- Built-in FG output circuit

## **Package Dimensions**

unit: mm

#### 3147C-DIP28H




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein

# **Specifications** Absolute Maximum Ratings at Ta = 25°C

| Parameter                   | Symbol               | Conditions              | Ratings     | Unit |
|-----------------------------|----------------------|-------------------------|-------------|------|
| Supply voltage              | V <sub>CC</sub> max  |                         | 7           | V    |
| Supply voltage              | V <sub>M</sub> max   |                         | 45          | V    |
| Output current              | I <sub>O</sub> max   |                         | 2.5         | Α    |
| Maximum input current       | I <sub>REG</sub> max | V <sub>REG</sub> pin    | 10          | mA   |
| Allowable power dissipation | Pd max1              | IC only                 | 3           | W    |
| Allowable power dissipation | Pd max2              | With infinite heat sink | 20          | W    |
| Operating temperature       | Topr                 |                         | -20 to +100 | °C   |
| Storage temperature         | Tstg                 |                         | -55 to +150 | °C   |

## Allowable Operating Ranges at $Ta = 25^{\circ}C$

| Parameter              | Symbol           | Conditions           | Ratings              | Unit |
|------------------------|------------------|----------------------|----------------------|------|
| Cumply yelto ac yange  | Vcc              |                      | 4.5 to 6.7           | V    |
| Supply voltage range   | V <sub>M</sub>   |                      | 20 to 42             | V    |
| Input current range    | I <sub>REG</sub> | V <sub>REG</sub> pin | 1 to 5               | mA   |
| FG pin applied voltage | V <sub>FG</sub>  |                      | 0 to V <sub>CC</sub> | V    |
| FG pin output current  | I <sub>FG</sub>  |                      | 0 to 10              | mA   |



## LB1975

## Electrical Characteristics at $Ta=25^{\circ}C,\,V_{CC}=5~V,\,V_{M}=30~V$


| Parameter                              | Symbol                  | Conditions  |                       | Ratings |                       | Unit  |  |
|--|-------------------------|---|-----------------------|---------|-----------------------|-------|--|
| r arameter                             | Oymbor                  | Conditions  | min                   | typ     | max                   | Onic  |  |
| Supply current                         | I <sub>CC</sub>         |   | 10                    | 14      | 18                    | mA    |  |
| [Output Block]                         |                         |   |                       |         |                       |       |  |
|  | V <sub>O</sub> sat1 (L) | $I_O = 1.0 \text{ A}, V_O \text{ (sink)}$                               |                       | 1.1     | 1.4                   | V     |  |
|  | V <sub>O</sub> sat1 (H) | I <sub>O</sub> = 1.0 A, V <sub>O</sub> (source)                         |                       | 0.9     | 1.3                   | V     |  |
| Output saturation voltage              | V <sub>O</sub> sat1     | $I_O = 1.0 \text{ A}, V_O \text{ (sink)} + V_O \text{ (source)}$        |                       | 2.0     | 2.6                   | V     |  |
| Output saturation voltage              | V <sub>O</sub> sat2 (L) | $I_O = 2.0 \text{ A}, V_O \text{ (sink)}$                               |                       | 1.4     | 1.8                   | V     |  |
|  | V <sub>O</sub> sat2 (H) | $I_O = 2.0 \text{ A}, V_O \text{ (source)}$                             |                       | 1.2     | 1.7                   | V     |  |
|  | V <sub>O</sub> sat2     | I <sub>O</sub> = 2.0 A, V <sub>O</sub> (sink) + V <sub>O</sub> (source) |                       | 2.6     | 3.4                   | V     |  |
| Output leak current                    | I <sub>O</sub> Leak (L) |   |                       |         | 100                   | μA    |  |
| Output leak culterit                   | I <sub>O</sub> Leak (H) |   | -100                  |         |                       | μA    |  |
| Upper side diode forward voltage       | V <sub>FH</sub> 1       | I <sub>O</sub> = 1.0 A  |                       | 1.2     | 1.6                   | V     |  |
| opper side diode forward voltage       | V <sub>FH</sub> 2       | I <sub>O</sub> = 2.0 A  |                       | 2.1     | 2.6                   | V     |  |
| [Hall Amplifier]                       |                         |   |                       |         |                       |       |  |
| Input bias current                     | I <sub>HB</sub>         |   | -4                    | -1      |                       | μA    |  |
| Common-mode input voltage range        | V <sub>ICM</sub>        |   | 1.5                   |         | V <sub>CC</sub> - 1.5 | V     |  |
| Hall input sensitivity                 | VH <sub>IN</sub>        |   | 60                    |         |                       | mVp-p |  |
| Hysteresis width                       | ΔV <sub>IN</sub> (HA)   |   | 23                    | 32      | 39                    | mV    |  |
| Input voltage (low to high)            | V <sub>SLH</sub>        |   | 6                     | 16      | 25                    | mV    |  |
| Input voltage (high to low)            | V <sub>SHL</sub>        |   | -25                   | -16     | -6                    | mV    |  |
| [FG Pin (speed pulse output)]          |                         |   |                       |         |                       |       |  |
| Output low-level voltage               | V <sub>FGL</sub>        | I <sub>FG</sub> = 5 mA  |                       |         | 0.5                   | V     |  |
| Pull-up resistor value                 | R <sub>FG</sub>         |   | 7.5                   | 10      | 12.5                  | kΩ    |  |
| [Current Limiter]                      |                         |   |                       |         |                       |       |  |
| Limiter                                | V <sub>RF</sub>         |   | 0.45                  | 0.50    | 0.55                  | V     |  |
| [Thermal Shutdown]                     |                         |   |                       |         |                       |       |  |
| Thermal shutdown operating temperature | TSD                     | Desigh target Value (junction temperature)                              | 150                   | 180     |                       | °C    |  |
| Hysteresis width                       | ΔTSD                    | Desigh target Value (junction temperature)                              |                       | 40      |                       | °C    |  |
| [Low-Voltage Protection]               |                         |   |                       |         | I.                    |       |  |
| Operating voltage                      | V <sub>LVSD</sub>       |   | 3.5                   | 3.8     | 4.1                   | V     |  |
| Non-operating voltage                  | V <sub>LVSD</sub> (OFF) |   |                       | 4.3     | 4.5                   | V     |  |
| Hysteresis width                       | ΔV <sub>LSD</sub>       |   | 0.4                   | 0.5     | 0.6                   | V     |  |
| [PWM Oscillator]                       |                         |   |                       |         |                       |       |  |
| Output high-level voltage              | V <sub>OH</sub> (OSC)   |   | 2.95                  | 3.10    | 3.25                  | V     |  |
| Output low-level voltage               | V <sub>OL</sub> (OSC)   |   | 1.38                  | 1.45    | 1.59                  | V     |  |
| Amplitude                              | Vosc                    |   | 1.50                  | 1.65    | 1.71                  | Vp-p  |  |
| Ocillator frequency                    | fosc                    | C = 2200 pF   | 19.6                  | 23.0    | 27.6                  | kHz   |  |
| Charge current                         | I <sub>CHG</sub>        |   | -110                  | -94     | -83                   | μA    |  |
| Discharge resistance                   | R <sub>DCHG</sub>       |   | 1.6                   | 2.1     | 2.6                   | kΩ    |  |
| [V <sub>REG</sub> Pin]                 | 20.10                   |   |                       |         |                       |       |  |
| Pin voltage                            | V <sub>REG</sub>        | I <sub>REG</sub> = 1.5 mA   | 6.6                   | 7.0     | 7.2                   | V     |  |
| [V <sub>CTL</sub> Pin]                 | 1,120                   | 1.00  |                       |         |                       |       |  |
|  | V <sub>CTL</sub> 1      | Output duty 0%  | 1.1                   | 1.4     | 1.7                   | V     |  |
| Input voltage                          | V <sub>CTL</sub> 2      | Output duty 100%  | 3.2                   | 3.5     | 3.8                   | V     |  |
|  | I <sub>B</sub> 1 (CTL)  |   | -82                   |         |                       | μA    |  |
| Input bias current                     | I <sub>B</sub> 2 (CTL)  |   |                       |         | 92                    | μA    |  |
| [V <sub>CTL</sub> Amplifier]           | 5 ()                    | , ·   |                       |         |                       |       |  |
| Reference voltage                      | V <sub>CREF</sub>       |   | 2.23                  | 2.35    | 2.46                  | V     |  |
|  | V <sub>COUT</sub> 1     | V <sub>CTL</sub> = 0 V  | 3.90                  | 4.20    | 4.40                  | V     |  |
| Output voltage                         | V <sub>COUT</sub> 2     | V <sub>CTL</sub> = 5 V  | 0.60                  | 0.80    | 1.10                  | V     |  |
| [Start/Stop Pin]                       | 1 0001-                 | J VIL 1   |                       |         | 1                     |       |  |
| High-level input voltage range         | V <sub>IH</sub> (S/S)   |   | V <sub>CC</sub> - 1.5 |         | V <sub>CC</sub>       | V     |  |
| Low-level input voltage range          | V <sub>IL</sub> (S/S)   |   | 0                     |         | 1.5                   | V     |  |
| -o lovoi inpat voitago lange           | V <sub>IC</sub> (S/S)   |   | V <sub>CC</sub> - 0.5 |         | V <sub>CC</sub>       | V     |  |

Continued on next page.

Continued from preceding page.

| Parameter                      | Symbol                 | Conditions                | Ratings               |      |                 | Unit  |  |
|--------------------------------|------------------------|---------------------------|-----------------------|------|-----------------|-------|--|
| Falametei                      | Symbol                 |                           | min                   | typ  | max             | Offic |  |
| Hysteresis width               | ΔV <sub>IN</sub> (S/S) |                           | 0.35                  | 0.50 | 0.65            | V     |  |
| High-level input current       | I <sub>IH</sub> (S/S)  | V (S/S) = V <sub>CC</sub> | -10                   | 0    | 10              | μA    |  |
| Low-level input current        | I <sub>IL</sub> (S/S)  | V (S/S) = 0 V             | -280                  | -210 |                 | μA    |  |
| [Forward/Reverse Pin]          | [Forward/Reverse Pin]  |                           |                       |      |                 |       |  |
| High-level input voltage range | V <sub>IH</sub> (F/R)  |                           | V <sub>CC</sub> - 1.5 |      | V <sub>CC</sub> | V     |  |
| Low-level input voltage range  | V <sub>IL</sub> (F/R)  |                           | 0                     |      | 1.5             | V     |  |
| Input open voltage             | V <sub>IO</sub> (F/R)  |                           | V <sub>CC</sub> - 0.5 |      | V <sub>CC</sub> | V     |  |
| Hysteresis width               | ΔV <sub>IN</sub> (F/R) |                           | 0.35                  | 0.50 | 0.65            | V     |  |
| High-level input current       | I <sub>IH</sub> (F/R)  | $V(F/R) = V_{CC}$         | -10                   | 0    | 10              | μA    |  |
| Low-level input current        | I <sub>IL</sub> (F/R)  | V (F/R) = 0 V             | -280                  | -210 |                 | μA    |  |


## **Pin Assignment**




## **Truth Table**

|   |         | Input   |     | Forward/reverse control | Output        | FG o        | utput |             |     |  |
|---|---------|---------|-----|-------------------------|---------------|-------------|-------|-------------|-----|--|
|   | IN1     | IN2     | IN3 | F/R                     | Source → Sink | FG1         | FG2   |             |     |  |
| 1 | H L     |         | Н   | L                       | OUT2 → OUT1   |             |       |             |     |  |
| ı | "       |         |     | Н                       | OUT1 → OUT2   | ] -         | _     |             |     |  |
| 2 |         |         |     | L                       | OUT3 → OUT1   |             | Н     |             |     |  |
| 2 |         | Н       | "   | "                       | "             | _           | Н     | OUT1 → OUT3 | ] - |  |
| 2 | 3 H H   | - 11    |     |                         |               |             | L     | OUT3 → OUT2 |     |  |
| 3 |         |         |     | ''                      | Н             | OUT2 → OUT3 | ] -   |             |     |  |
| 4 | L H     |         |     |                         | L             | OUT1 → OUT2 | Н     | Н           |     |  |
| 4 |         |         | _   | Н                       | OUT2 → OUT1   | 7 7         |       |             |     |  |
| E |         |         |     | L                       | OUT1 → OUT3   | Н           |       |             |     |  |
| Э | 5 L H   | L H H H | Н   | OUT3 → OUT1             |               |             |       |             |     |  |
|   |         |         | L   | OUT2 → OUT3             |               |             |       |             |     |  |
| ь | 6   L L | L       |     | Н                       | OUT3 → OUT2   | Н           | Н     |             |     |  |

F/R FG output Forward rotation Low 0 V to 1.5 V FG1 FG2 FG2 FG2



## **Block Diagram and Peripheral Circuit**



A11952

## **Pin Functions**

| Pin No.     | Pin name             | Pin voltage              | Pin function   | Equivalent circuit                |
|-------------|----------------------|--------------------------|--|-----------------------------------|
| 1           | V <sub>CC</sub>      | 4.5 V to 6.7 V           | Power supply for blocks other than the output block  |                                   |
| 2           | V <sub>REG</sub>     | 0.0 V to 7.3 V           | Shunt regulator output pin (7 V)   | A11953                            |
| 3           | S/S                  | 0.0 V to V <sub>CC</sub> | Start/stop control pin Low: start High or Open: stop  Typical threshold voltage for V <sub>CC</sub> = 5 V: approx. 2.8 V (low to high) approx. 2.3 V (high to low)       | VCC<br>₹20 kΩ<br>3.8 kΩ<br>3)     |
| 4           | F/R                  | 0.0 V to V <sub>CC</sub> | Forward/reverse pin Low: forward High or Open: reverse  Typical threshold voltage for V <sub>CC</sub> = 5 V: approx. 2.8 V (low to high) approx. 2.3 V (high to low)     | VCC                               |
| 6<br>7<br>8 | OUT1<br>OUT2<br>OUT3 |                          | Output pin 1 Output pin 2 Output pin 3   | V <sub>CC</sub> V <sub>M</sub> 14 |
| 13          | RF                   | 0.0 V to V <sub>CC</sub> | Output current detect pin. Connect resistor RF between this pin and ground. Output current is limited to value set with V <sub>RF</sub> /Rf. (Current limiter operation) | 0.5 V                             |
| 14          | $V_{M}$              |                          | Output block power supply  | A11956                            |
| 11          | GND3                 |                          | Output block ground  |                                   |

Continued on next page.

## Continued from preceding page.

| Pin No.                          | Pin name                                     | Pin voltage                         | Pin function   | Equivalent circuit                             |
|----------------------------------|--|-------------------------------------|--|--|
| 15<br>12                         | GND1<br>GND2                                 |                                     | Ground for blocks other than the output block  |  |
| 17                               | FG1<br>FG2                                   | 0.0 V to V <sub>CC</sub>            | Speed pulse output pin 1 with built-in pull-up resistor  Speed pulse output pin 2 with built-in pull-up resistor   | V <sub>CC</sub> 10 kΩ 16 17 A11957             |
| 22<br>23<br>20<br>21<br>18<br>19 | IN1+<br>IN1-<br>IN2+<br>IN2-<br>IN3+<br>IN3- | 1.5 V to<br>V <sub>CC</sub> – 1.5 V | Hall input pin IN+ > IN-: High input IN+ < IN-: Low input  | V <sub>CC</sub> 18 300 Ω 300 Ω 21 22 23 A11958 |
| 26                               | OSC  | 1.0 V to V <sub>CC</sub>            | This pin sets the PWM oscillation frequency. Connect a capacitor between this pin and ground.  | VCC<br>2 V 94 μΑ<br>200 Ω<br>2.1 kΩ<br>A11959  |
| 27                               | V <sub>СТL</sub>                             | 0.0 V to 6.7 V                      | Output duty cycle control pin  • V <sub>CTL</sub> ≤ V <sub>CTL</sub> 1  Duty cycle 0%  • V <sub>CTL</sub> 1 < V <sub>CTL</sub> < V <sub>CTL</sub> 2  Duty cycle is controlled by V <sub>CTL</sub> • V <sub>CTL</sub> ≥ V <sub>CTL</sub> 2  Duty cycle 100% | 31 kΩ<br>VCC<br>40 kΩ<br>2.35 V<br>A11960      |

Continued on next page.

## Continued from preceding page.

| Pin No. | Pin name          | Pin voltage                         | Pin function  | Equivalent circuit                  |
|---------|-------------------|-------------------------------------|---|-------------------------------------|
| 24      | V <sub>CREF</sub> | 0.0 V to<br>V <sub>CC</sub> – 2.0 V | V <sub>CTL</sub> amplifier internal reference<br>voltage pin (2.35 V) | VCC  100 μA  200 Ω  23.5 kΩ  A11961 |
| 28      | V <sub>СОИТ</sub> | 0.7  V to V <sub>CC</sub> $-0.7  V$ | V <sub>CTL</sub> amplifier output pin                                 | VCC 31 kΩ W A11962                  |

#### **IC Description**

#### Direct PWM Drive

This IC (LB1975) employs the direct PWM drive principle. Motor rotation speed is controlled by varying the output duty cycle according to an analog voltage input ( $V_{CTL}$ ). This eliminates the need to alter the motor power supply voltage. Compared to previous ICs using the PAM principle (such as the Sanyo LB1690), this allows simplification of the power supply circuitry. The  $V_{CTL}$  input can be directly supplied by a microcontroller, motor speed can, therefore, be controlled directly from the microcontroller.

For PWM, the source-side output transistors are switched on and off so that the ON duty tracks the  $V_{CTL}$  input. The output duty cycle can be controlled over the range of 0% to 100% by the  $V_{CTL}$  input.

#### **PWM Frequency**

The PWM oscillator frequency  $f_{PWM}$  [Hz] is set by the capacitance C [pF] connected between the OSC pin and GND. The following equation applies:

$$f_{PWM} \approx 1 / (1.97 \times C) \times 10^{8}$$

Because output transistor on/off switching is subject to a delay, setting the PWM frequency to a very high value will cause the delay to become noticeable. The PWM frequency therefore should normally be kept below 40 kHz (typ.), which is achieved with a capacitance C of 1300 pF or higher. For reference, the source-side output transistor switching delay time is about 2  $\mu$ s for ON and about 4  $\mu$ s for OFF.

#### **Output Diodes**

Because the PWM switching operation is carried out by the source-side output transistors, Schottky barrier diodes must be connected between the OUT pins and GND (OUT1 to OUT3). Use diodes with an average forward current rating in the range of 1.0 to 2.0 A, in accordance with the motor type and current limiting requirements.

If no Schottky barrier diodes are connected externally, or if Schottky barrier diodes with high forward voltage  $(V_F)$  are used, the internal parasitic diode between OUT and GND becomes active. When this happens, the output logic circuit may malfunction, resulting in feedthrough current in the output which can destroy the output transistors. To prevent this possibility, Schottky barrier diodes must be used and dimensioned properly.

The larger the  $V_F$  of the externally connected Schottky barrier diodes, or the hotter the IC is, the more likely are the parasitic diodes between OUT and GND to become active and the more likely is malfunction to occur. The  $V_F$  of the Schottky barrier diodes must be determined so that output malfunction does not occur also when the IC becomes hot. If malfunction occurs, choose a Schottky barrier diode with lower  $V_F$ .

#### Protection circuits

- Low voltage protection circuit
  - When the  $V_{CC}$  voltage falls below a stipulated level ( $V_{LVSD}$ ), the low voltage protection circuit cuts off the source-side output transistors to prevent  $V_{CC}$  related malfunction.
- Thermal shutdown circuit (overheat protection circuit)
  - When the junction temperature rises above a stipulated value (TSD), the thermal shutdown circuit cuts off the sourceside output transistors to prevent IC damage due to overheating. Design the application heat characteristics so that the protection circuit will not be triggered under normal circumstances.
- Current limiter
  - The current limiter cuts off the source-side output transistors when the output current reaches a preset value (limiter value). This interrupts the source current and thereby limits the output current peak value. By connecting the resistance Rf between the RF pin and ground, the output current can be detected as a voltage. When the RF pin voltage reaches 0.5 V (typ.), the current limiter is activated. It performs on/off control of the source-side output transistors, thereby limiting the output current to the value determined by 0.5 /Rf.

#### Hall Input Circuit

The Hall input circuit is a differential amplifier with a hysteresis of 32 mV (typ.). The operation DC level must be within the common-mode input voltage range (1.5V to  $V_{CC}-1.5$  V). To prevent noise and other adverse influences, the input level should be at least 3 times the hysteresis (120 to 160 mVp-p). If noise at the Hall input is a problem, a noise-canceling capacitor (about 0.01  $\mu$ F) should be connected across the Hall input IN<sup>+</sup> and IN<sup>-</sup> pins.

#### FG Output Circuit

The Hall input signal at IN1, IN2, and IN3 is combined and subject to waveform shaping before being output. The signal at FG1 has the same frequency as the FG1 Hall input, and the signal at FG2 has a frequency that is three times higher.

#### Start/Stop Control Circuit

The start/stop control circuit turns the source-side output transistors OFF (motor stop) when a High signal is input at the S/S pin or when the pin is Open. When a Low signal is input at the S/S pin, the source-side output transistors are turned ON, and the normal operation state is established (motor start).

#### Forward/Reverse Switching

This IC is designed under the assumption that forward/reverse switching is not carried out while the motor is running. If switching is carried out while the motor is running, reverse torque braking occurs, leading to a high current flow. If the current limiter is triggered, the source-side output transistors are switched off, and the sink-side output transistors go into the short brake condition. However, because the current limiter of this IC cannot control the current flowing in the sink-side output transistors, these may be destroyed by the short brake current. Therefore F/R switching while the motor is running is permissible only if the output current ( $I_O$ ) is limited to a maximum of 2.5 A using the motor coil resistance or other suitable means.

F/R switching should be carried out only while a High signal is input to the S/S pin or the pin is Open (stop condition), or while the  $V_{CTL}$  pin conforms to the following condition:  $V_{CTL} \le V_{CTL} 1$  (duty cycle 0%). In any other condition, F/R switching will result in feedthrough current. The F/R pin should therefore be fixed to Low (forward) or High or Open (reverse) during use.

## V<sub>CC</sub>, V<sub>M</sub> Power Supplies

When the power supply voltage ( $V_{CC}$ ,  $V_M$ ) rises very quickly when a power is first applied, a feedthrough current may occur at the output. If the current remains below about 0.2 A to 0.3 A, it does not pose a problem, but such a possibility should still be prevented by slowing down the voltage rise at power-on. Especially if the F/R pin is set to High or Open (reverse), a quick rise in  $V_{CC}$  is likely to cause feedthrough current. This should be prevented by ensuring that  $\Delta V_{CC}$  /  $\Delta t = 0.2 \text{ V/µs}$  or less. Feedthrough current can also be prevented by first switching on  $V_{CC}$  and then  $V_M$  during power-on. The sequence at power-down should be as follows. Provide a stop input to the S/S pin or a duty ratio 0% input to the  $V_{CTL}$  pin. When the motor has come to a full stop, switch off  $V_M$  and then  $V_{CC}$ . If power is switched off while the motor is still rotating or a current is flowing in the motor coil (including motor restraint or inertia rotation), a counterelectromotive current or kickback current may flow on the  $V_M$  side, depending on the motor type and power-off procedure. If this current cannot be absorbed by the  $V_M$  power supply or a capacitor,  $V_M$  voltage may rise and exceed the absolute maximum  $V_M$  rating for the IC. Ensure that this does not happen through proper design of the  $V_M$  power supply or through use of a capacitor.

Because the IC (LB1975) incorporates a shunt regulator, it can be used on a single power supply. In this case, supply  $V_{CC}$  (6.3 typ.) to the  $V_{REG}$  pin via an external NPN transistor and resistor. When not using the regulator, leave the  $V_{REG}$  pin open.

#### Power Supply Stabilizing Capacitors

If the  $V_{CC}$  line fluctuates drastically, the low-voltage protection circuit may be activated by mistake, or other malfunctions may occur. The  $V_{CC}$  line must therefore be stabilized by connecting a capacitor of at least several  $\mu F$  between  $V_{CC}$  and GND. Because a large switching current flows in the  $V_M$  line, wiring inductance and other factors can lead to  $V_M$  voltage fluctuations. As the GND line also fluctuates, the  $V_M$  line must be stabilized by connecting a capacitor of at least several  $\mu F$  between  $V_M$  and GND, to prevent exceeding  $V_M$ max or other problems. Especially when long wiring runs ( $V_M$ ,  $V_{CC}$ , GND) are used, sufficient capacitance should be provided to ensure power supply stability.

#### V<sub>CREF</sub> Pin, V<sub>COUT</sub> Pin

These pins are always used in the Open condition. If chattering occurs in the PWM switching output, connect a capacitor (about  $0.1 \mu F$ ) between  $V_{CREF}$  and ground or between  $V_{COUT}$  and GND.

#### IC Heat Dissipation Fins

A heat sink may be mounted to the heat dissipation fins of this IC, but it may not be connected to GND. The sink should be electrically open.

Sample calculation for internal power dissipation (approximate)

The calculation assumes the following parameters:

$$V_{CC} = 5 \text{ V}$$

$$V_{M} = 30 \text{ V}$$

Source-side output transistor ON duty cycle 80% (PWM control)

Output current  $I_O = 1$  A (RF pin average current)

• I<sub>CC</sub> power dissipation P1

$$P1 = V_{CC} \times I_{CC} = 5 \text{ V} \times 14 \text{ mA} = 0.07 \text{ W}$$

• Output drive current power dissipation P2

$$P2 = V_M \times 11 \text{ mA} = 30 \text{ V} \times 11 \text{ mA} = 0.33 \text{ W}$$

Source-side output transistor power dissipation P3

$$P3 = V_O \text{ (source)} \times I_O \times Duty \text{ (on)} = 0.9 \text{ V} \times 1 \text{ A} \times 0.8 = 0.72 \text{ W}$$

• Sink-side output transistor power dissipation P4

$$P4 = V_O (sink) \times I_O = 1.1 V \times 1 A = 1.10 W$$

• Total internal power dissipation P

$$P = P1 + P2 + P3 + P4 = 2.22 W$$

#### IC temperature Rise Measurement

Because the chip temperature of the IC cannot be measured directly, measurement according to one of the following procedures should always be carried out.

• Thermocouple measurement

A thermocouple element is mounted to the IC heat dissipation fin. This measurement method is easy to implement, but it will be subject to measurement errors if the temperature is not stable.

• Measurement using internal diode characteristics of IC

This is the recommended measurement method. It makes use of the parasitic diode incorporated in the IC between FG1 and GND. Set FG1 to High and measure the voltage  $V_F$  of the parasitic diode to calculate the temperature.

(Sanyo data: for  $I_F = -1$  mA,  $V_F$  temperature characteristics are about -2 mV/°C)

#### NC Pins

Because NC pins are electrically open, they may be used for wiring purpose etc.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 2003. Specifications and information herein are subject to change without notice.