

# Low-Voltage ETR Controller with On-Chip LCD Driver

#### Overview

The LC72348G/W and LC72349G/W are low-voltage electronic tuning microcontrollers that include a PLL that operates up to 230 MHz and a 1/4 duty 1/2 bias LCD driver on chip. These ICs can contribute to further end product cost reduction than the LC72341 series while providing improved standby current characteristics. Also these ICs can use the application program for the LC72341 series except the IF counter function.

These ICs are optimal for use in low-voltage portable audio equipment that includes a radio receiver.

### **Function**

- Program memory (ROM):
  - 3072 × 16 bits (6K bytes) LC72348G/W — 4096 × 16 bits (8K bytes) LC72349 G/W
- Data memory (RAM):
  - $-192 \times 4$  bits LC72348 G/W
  - $-256 \times 4$  bits LC72349 G/W
- Cycle time: 40 µs (all 1-word instructions) at 75kHz crystal oscillation
- Stack: 8 levels
- LCD driver: 48 to 80 segments (1/4 duty, 1/2 bias drive)
- Interrupts: One external interrupt

Timer interrupts (1, 5, 10, and 50 ms)


- A/D converter: Three input channels
   (5-bit successive approximation conversion)
- Input ports: 7 ports (of which three can be switched for use as A/D converter inputs)
- Output ports: 6 ports (of which 1 can be switched for use as the beep tone output and 2 are opendrain ports)
- I/O ports: 16 ports (of which 8 can be switched for use as LCD ports and as mask options)

Continued on next page.

## **Package Dimensions**


unit: mm

#### 3231-QIP64G



unit: mm

#### 3190-SQFP64



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Continued from preceding page.

• PLL: Supports dead zone control (two types)

 Reference frequencies: 1, 3, 3.125, 5, 6.25, 12.5, and 25 kHz

Input frequencies: FM band: 10 to 230 MHz
 AM band: 0.5 to 10 MHz

• Input sensitivity:

FM band: 35 mVrms (50 mVrms at 130 MHz or higher frequency)

AM band: 35 mVrms

• External reset input: During CPU and PLL operations, instruction execution is started from location 0.

• Built-in power-on reset circuit: The CPU starts execution from location 0 when power is first applied.

• Halt mode: The controller-operating clock is stopped.

• Backup mode: The crystal oscillator is stopped.

• Static power-on function: Backup state is cleared with the PF port

• Beep tone: 1.5 and 3.1 kHz

• Built-in tuner voltage generating circuit: Cost reduced in tuner-use power supply circuit

• Built-in low-pass filter amplifier

• Optional function switches:

 — PH0 to PH3 (general-purpose input, open-drain output/general-purpose input and output/S13 to S16)

 PG0 to PG3 (general-purpose input, open-drain output/general-purpose input and output/S17 to S20)

— VSENSE circuit (provided/not provided)

— FM DC/DC clock (1/256, 75 kHz)

• Memory retention voltage: 0.9 V at least

• Package: SQFP-64 (0.5-mm pitch), QIC-64 (0.8-mm pitch)

## **Specifications**

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0$ V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +4.0	V
Input voltage	V <sub>IN</sub>	All input pins	-0.3 to V <sub>DD</sub> +0.3	V
Output valtage	V <sub>OUT</sub> (1)	AOUT, PE	-0.3 to +15	V
Output voltage	V <sub>OUT</sub> (2)	All output pins except V <sub>OUT</sub> (1)	-0.3 to V <sub>DD</sub> + 0.3	V
	I <sub>OUT</sub> (1)	PC, PD, PG, PH, EO	0 to 3	mA
	I <sub>OUT</sub> (2)	РВ	0 to 1	mA
Output current	I <sub>OUT</sub> (3)	AOUT, PE	0 to 2	mA
	I <sub>OUT</sub> (4)	S1 to S20	300	μA
	I <sub>OUT</sub> (5)	COM1 to COM4	3	mA
Allowable power dissipation	Pdmax	Ta = $-20$ to $+70$ °C	300	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-45 to +125	°C

## Allowable Operating Ranges at $Ta = -20~to~+70^{\circ}C,\,V_{DD} = 1.8~to~3.6~V$

Parameter	Cumbal	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
	V <sub>DD</sub> (1)	PLL operating voltage	1.8	3.0	3.6	
Supply voltage	V <sub>DD</sub> (2)	Memory retention voltage	1.0			
Supply voltage	V <sub>DD</sub> (3)	CPU operating voltage	1.4	3.0	3.6	]
	V <sub>DD</sub> (4)	A/D converter operating voltage	1.6	3.0	3.6	
Input high-level voltage	V <sub>IH</sub> (1)	Input ports other than V <sub>IH</sub> (2), V <sub>IH</sub> (3), AMIN, FMIN, and XIN	0.7 V <sub>DD</sub>		V <sub>DD</sub>	٧
Input nign-level voltage	V <sub>IH</sub> (2)	RES	0.8 V <sub>DD</sub>		$V_{DD}$	V
	V <sub>IH</sub> (3)	Port PF	0.6 V <sub>DD</sub>		$V_{DD}$	V
lanut laur lavel veltege	V <sub>IL</sub> (1)	Input ports other than $V_{IL}(2)$ , $V_{IL}(3)$ , AMIN, FMIN, and XIN	0		0.3 V <sub>DD</sub>	٧
Input low-level voltage	V <sub>IL</sub> (2)	RES	0		0.2 V <sub>DD</sub>	V
	V <sub>IL</sub> (3)	Port PF	0		0.2 V <sub>DD</sub>	V
	V <sub>IN</sub> (1)	XIN	0.5		0.6	Vrms
Input amplitude	V <sub>IN</sub> (2)	FMIN, AMIN	0.035		0.35	Vrms
	V <sub>IN</sub> (3)	FMIN	0.05		0.35	Vrms
Input voltage range	V <sub>IN</sub> (5)	ADIO, ADI1, ADI3	0		$V_{DD}$	V
	F <sub>IN</sub> (1)	XIN: CI $\leq$ 35 kΩ	70	75	80	kHz
Input frequency	F <sub>IN</sub> (2)	FMIN: V <sub>IN</sub> (2), V <sub>DD</sub> (1)	10		130	MHz
Imput frequency	F <sub>IN</sub> (3)	FMIN: V <sub>IN</sub> (3), V <sub>DD</sub> (1)	130		250	MHz
	F <sub>IN</sub> (4)	AMIN(L): V <sub>IN</sub> (2), V <sub>DD</sub> (1)	0.5		10	MHz

## **Electrical Characteristics** within the allowable operating ranges


Parameter	Symbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
	I <sub>IH</sub> (1)	XIN: V <sub>I</sub> = V <sub>DD</sub> = 3.0 V			3	μA
	I <sub>IH</sub> (2)	FMIN, AMIN: $V_I = V_{DD} = 3.0 \text{ V}$	3	8	20	μA
Input high-level current	I <sub>IH</sub> (3)	PA/PF (without pull-down resistors), the PC, PD, PG, and PH ports, and RES: V <sub>I</sub> = V <sub>DD</sub> = 3.0 V			3	μА
	I <sub>IL</sub> (1)	$XIN: V_I = V_{DD} = V_{SS}$			-3	μA
	I <sub>IL</sub> (2)	FMIN, AMIN: V <sub>I</sub> = V <sub>DD</sub> = V <sub>SS</sub>	-3	-8	-20	μΑ
Input low-level current	I <sub>IL</sub> (3)	PA/PF (without pull-down resistors), the PC, PD, PG, and PH ports, and RES: V <sub>I</sub> = V <sub>DD</sub> = V <sub>SS</sub>			-3	μА
Input floating voltage	V <sub>IF</sub>	PA/PF (with pull-down resistors)			0.05 V <sub>DD</sub>	V
Pull-down resistor values	R <sub>PD</sub> (1)	PA/PF (with pull-down resistors), V <sub>DD</sub> = 3.0 V	75	100	200	kΩ
Pull-down resistor values	R <sub>PD</sub> (2)	TEST1, TEST2		10		kΩ
Hysteresis	V <sub>H</sub>	RES	0.1 V <sub>DD</sub>	0.2 V <sub>DD</sub>		V
Voltage doubler reference voltage	DBR4	Referenced to $V_{DD}$ , $C(3) = 0.47 \mu F$ , $Ta = 25^{\circ}C^{*1}$	1.3	1.5	1.7	V
Voltage doubler step-up voltage	DBR1, 2, 3	$C(1) = 0.47 \mu F$ $C(2) = 0.47 \mu F$ , without loading, $Ta = 25^{\circ}C^{*1}$	2.7	3.0	3.3	V
	V <sub>OH</sub> (1)	PB: I <sub>O</sub> = -1 mA	V <sub>DD</sub> – 0.7 V <sub>DD</sub>		V <sub>DD</sub> – 0.3 V <sub>DD</sub>	V
	V <sub>OH</sub> (2)	PC, PD, PG, PH: I <sub>O</sub> = -1 mA	V <sub>DD</sub> – 0.3 V <sub>DD</sub>			V
Output high-level voltage	V <sub>OH</sub> (3)	EO: I <sub>O</sub> = -500 μA	V <sub>DD</sub> – 0.3 V <sub>DD</sub>			V
	V <sub>OH</sub> (4)	XOUT: I <sub>O</sub> = -1 μA	V <sub>DD</sub> – 0.3 V <sub>DD</sub>			V
	V <sub>OH</sub> (5)	S1 to S20: I <sub>O</sub> = -20 μA *1	2.0			V
	V <sub>OH</sub> (6)	COM1, COM2, COM3, COM4: I <sub>O</sub> = -100 μA *1	2.0			V

Continued from preceding page.


Description	Ol	Constitution of		Ratings		1.1
Parameter	Symbol	Conditions	min	typ	max	Unit
	V <sub>OL</sub> (1)	PB: I <sub>O</sub> = -50 μA	0.3 V <sub>DD</sub>		0.7 V <sub>DD</sub>	V
	V <sub>OL</sub> (2)	PC, PD, PE, PG, PH: I <sub>O</sub> = -1 mA			0.3 V <sub>DD</sub>	V
	V <sub>OL</sub> (3)	EO: I <sub>O</sub> = -500 μA			0.3 V <sub>DD</sub>	V
	V <sub>OL</sub> (4)	XOUT: I <sub>O</sub> = -1 μA			0.3 V <sub>DD</sub>	V
Output low-level voltage	V <sub>OL</sub> (5)	S1 to S20: I <sub>O</sub> = -20 μA *1			1.0	V
	V <sub>OL</sub> (6)	COM1, COM2, COM3, COM4: I <sub>O</sub> = -100 μA *1			1.0	V
	V <sub>OL</sub> (7)	PE: I <sub>O</sub> = 2 mA			1.0	V
	V <sub>OL</sub> (8)	AOUT(AIN = 1.3 V), TU: $I_O = 1$ mA, $V_{DD} = 3$ V			0.5	V
Output off leakage current	I <sub>OFF</sub> (1)	Ports PB, PC, PD, PG, PH, and EO	-3		+3	μΑ
Output on leakage current	I <sub>OFF</sub> (2)	AOUT and port PE	-100		+100	nA
A/D converter error		ADI0, ADI1, ADI3 V <sub>DD</sub> (4)	-1/2		+1/2	LSB
Supply voltage drop detection voltage	V <sub>SENSE</sub> (1)	Ta = 25°C *2	1.6	1.75	1.9	V
Supply voltage rise detection voltage	V <sub>SENSE</sub> (2)	Ta = 25°C *2	(1)min +0.1		(1)max +0.2	V
	I <sub>DD</sub> (1)	V <sub>DD</sub> (1): F <sub>IN</sub> (2) 130 MHz, Ta = 25°C		5	15	mA
	I <sub>DD</sub> (2)	V <sub>DD</sub> (2): In HALT mode, Ta = 25°C *3		0.1		mA
Current drain	I <sub>DD</sub> (3)	$V_{DD}$ = 3.6 V, with the oscillator stopped, Ta = 25°C *4		1		μA
	I <sub>DD</sub> (4)	$V_{DD}$ = 1.8 V, with the oscillator stopped, Ta = 25°C *4		0.5		μA

Note: The halt mode current is due to the CPU executing 20 instruction steps every 125 ms.

#### **Pin Assignment**



Note: \* C(1), C(2), and C(3) must be connected even if an LCD is not used.




Notes: \*1. The capacitors C(1), C(2), and C(3) must be connected to the DBR pins.


#### \*2. V<sub>SENSE</sub>

When the  $V_{DD}$  voltage drops, the  $V_{SENSE}$  flag is set when that voltage is 1.75 V (typical). Applications can check the  $V_{SENSE}$  flag using the TST instruction. Battery or other power source depletion can be easily measured by monitoring this flag.


Note that the voltage for  $V_{SENSE}$  detection differs for the falling and rising directions. Thus, after the  $V_{SENSE}$  flag has been set due to a voltage drop, it will not be reset if the voltage rises by under 0.1 V.




\*3. Halt mode current measurement circuit



\*4. Backup mode current measurement circuit




With all ports other than those specified above left open. With output mode selected for PC and PD. With segments S13 to S20 selected.



With all ports other than those specified above left open. With output mode selected for PC and PD. With segments S13 to S20 selected.

#### **Block Diagram**



#### **Pin Functions**

Pin No.	Pin	I/O	Function	I/O circuit
64 1	XIN XOUT	I 0	75 kHz oscillator connections	
63 2	TEST1 TEST2	I I	IC testing. These pins must be connected to ground during normal operation.	_
6 5 4 3	PA0 PA1 PA2 PA3	I	Special-purpose key return signal input ports designed with a low threshold voltage. When used in conjunction with port PB to form a key matrix, up to 3 simultaneous key presses can be detected. The four pull-down resistors are selected together in a single operation using the IOS instruction (PWn = 2, b1); they cannot be specified individually. Input is disabled in backup mode, and the pull-down resistors are disabled after a reset.	Input with built-in pull-down resistor
10 9 8 7	PB0 PB1 PB2 PB3	0	General-purpose CMOS and n-channel open-drain output shared-function ports.  The IOS instruction (Pwn = 2) is used for function switching.  (b0: PB0, b2: PB1, b3: PB2, PB3) (0: general-purpose CMOS, 1: n-channel opendrain)  Special-purpose key source signal output ports. Since unbalanced CMOS output transistor circuits are used, diodes to prevent short-circuits when multiple keys are pressed are not required. These ports go to the output high-impedance state in backup mode. These ports go to the output high-impedance state after a reset and remain in that state until an output instruction (OUT, SPB, or RPB) is executed.  *: Verify the output impedance conditions carefully if these pins are used for functions other than key source outputs.	Unbalanced CMOS push-pull/n-channel open-drain
14 13 12 11 18 17 16 15	PC0 PC1 PC2 PC3 INT/PD0 PD1 PD2 PD3 *2	I/O	General-purpose I/O ports.  PD0 can be used as an external interrupt port. Input or output mode can be set individually using the IOS instruction by the bit (Pwn = 4, 5). A value of 0 specifies input, and 1 specifies output. These ports go to the input disabled high-impedance state in backup mode. They are set to function as general-purpose input ports after a reset.	CMOS push-pull
20 19	BEEP/PE0 PE1		General-purpose output ports with shared beep tone output function (PE0 only). The BEEP instruction is used to switch PE0 between the general-purpose output port and beep tone output functions. To use PE0 as a general-purpose output port, execute a BEEP instruction with b2 set to 0. Set b2 to 1 to use PE0 as the beep tone output port. The b0 and b1 bits are used to select the beep tone frequency. There are two beep tone frequencies supported.  *: When PE0 is set up as the beep tone output, executing an output instruction to PE0 only changes the state of the internal output latch, it does not affect the beep tone output in any way. Only the PE0 pin can be switched between the general-purpose output function and the beep tone output function; the PE1 pin only functions as a general-purpose output. These pins go to the high-impedance state in backup mode and remain in that state until an output instruction or a BEEP instruction is executed. Since these ports are open-drain ports, resistors must be inserted between these pins and V <sub>DD</sub> . These ports are set to general-purpose output port function after a reset.	N-channel open-drain

Continued from preceding page.

Pin No.	Pin	I/O	Function	I/O circuit
23 22 21	PF0/ADI0 PF1/ADI1 PF2/ADI3	1	General-purpose input and A/D converter input shared function ports. The IOS instruction (Pwn = FH) is used to switch between the general-purpose input and A/D converter port functions. The general-purpose input and A/D converter port functions can be switched by the bit, with 0 specifying general-purpose input, and 1 specifying the A/D converter input function. To select the A/D converter function, set up the A/D converter pin with an IOS instruction with Pwn set to 1. The A/D converter is started with the UCC instruction (b3 = 1, b2 = 1). The ADCE flag is set when the conversion completes. The INR instruction is used to read in the data.  *: If an input instruction is executed for one of these pins which is set up for analog input, the read in data will be at the low level since CMOS input is disabled. In backup mode these pins go to the input disabled high-impedance state. These ports are set to their general-purpose input port function after a reset. The A/D converter is a 5-bit successive approximation type converter, and features a conversion time of 1.28 ms. Note that the full-scale A/D converter voltage (1FH) is (63.96) VDD.	CMOS input/analog input
25 26 27 28 29 30 31 32	PG3/S20 PG2/S19 PG1/S18 PG0/S17 PH3/S16 PH2/S15 PH1/S14 PH0/S13 *2	I/O	LCD driver segment output, general-purpose I/O, and general-purpose n-channel open-drain output shared function ports.  The IOS instruction is used for switching between the segment output and general-purpose I/O functions.  • When used as segment output ports  The general-purpose I/O port function is selected with the IOS instruction (Pwn = 8).  b0 = S17 to 20/PG0 to 3 (0: Segment output, 1: PG0 to 3)  The general-purpose I/O port function is selected with the IOS instruction (Pwn = 9).  b0 = S13 to 16/PH0 to 3 (0: Segment output, 1: PH0 to 3)  • When used as general-purpose I/O ports  The IOS instruction (Pwn = 6,7) is used to select input or output. Note that the mode can be set in individual by the bit.  b0 = PG0  b1 = PG1  b2 = PH2  b3 = PH3  In backup mode, these pins go to the input disabled high-impedance state if set up as general-purpose outputs, and are fixed at the low level if set up as segment outputs. These ports are set up as segment outputs after a reset.  Although the general-purpose I/O port/general-purpose n-channel open-drain output/LCD port setting is a mask option, the IOS instruction must be used as described above to set up the port function.	CMOS push-pull
33 to 44	S16 to S1	0	LCD driver segment output pins. A 1/4-duty 1/2-bias drive technique is used. The frame frequency is 75 Hz. In backup mode, the outputs are fixed at the low level. After a reset, the outputs are fixed at the low level.	CMOS push-pull
45 46 47 48	COM4 COM3 COM2 COM1	0	LCD driver common output pins. A 1/4-duty 1/2-bias drive technique is used. The frame frequency is 75 Hz. In backup mode, the outputs are fixed at the low level. After a reset, the outputs are fixed at the low level.	
49 50 51 52	DBR4 DBR3 DBR2 DBR1	I	LCD power supply step-up voltage inputs.	


Continued from preceding page.

Pin No.	Pin	I/O	Function	I/O circuit
53	RES	I	System reset input.  In CPU operating mode or halt mode, applications must apply a low level for at least one full machine cycle to reset the system and restart execution with the PC set to location 0. This pin is connected in parallel with the internal power on reset circuit.	
54	TU	0	Tuning voltage generation circuit outputs.  These pins include an n-channel transistor, and a tuning voltage can be generated by connecting external coil, diode, and capacitor components.  FM DC-DC clock switching is a mask option.  DC-DC clock  AM AM local 1/2  FM FM local 1/256 or 75 kHz	N-channel open-drain
56	FMIN	ı	FM VCO (local oscillator) input.  This pin is selected with the PLL instruction CW1.  The input must be capacitor coupled.  Input is disabled in backup mode, in halt mode, after a reset, and in PLL stop mode.	CMOS amplifier input
57	AMIN	I	AM VCO (local oscillator) input.  This pin and the bandwidth are selected with the PLL instruction CW1.  CW1 b1, b0 Bandwidth 1 1 0.5 to 10 MHz (MW, LW)  The input must be capacitor coupled.  Input is disabled in backup mode, in halt mode, after a reset, and in PLL stop mode.	CMOS amplifier input
59	EO	0	Main charge pump output. When the local oscillator frequency divided by N is higher than the reference frequency a high level is output, when lower, a low level is output. The pin is set to the high-impedance state when the frequencies match.  Output goes to the high-impedance state in backup mode, in halt mode, after a reset, and in PLL stop mode.	CMOS push-pull
60 61 62	AIN AOUT AGND	0	Transistor used for the low-pass filter amplifier.  Connect AGND to ground.	
24 58 55	Vss Vss V <sub>DD</sub>	_	Power supply pin. This pin must be connected to ground.  This pin must be connected to ground.  This pin must be connected to V <sub>DD</sub> .	_


Note 2: When a pin in an I/O switching port is used as an output, applications must first set up the data with an OUT, SPB, or RPB instruction and then set up output mode with an IOS instruction.

## Sample Application for Tuning Voltage Generation Circuit

## Sample Application for Low-Pass Filter Amplifier



LC72348 DC-DC converter load: 100 k $\Omega$ 



#### LC72340 Series Instruction Set

#### **Terminology**

ADDR : Program memory address

b : Borrow C : Carry

DH : Data memory address High (Row address) [2 bits]
DL : Data memory address Low (Column address) [4 bits]

I : Immediate data [4 bits]
M : Data memory address
N : Bit position [4 bits]
Rn : Resister number [4 bits]
Pn : Port number [4 bits]

PW : Port control word number [4 bits]

r : General register (One of the addresses from 00H to 0FH of BANK0)

( ), [ ] : Contents of register or memory M (DH, DL) : Data memory specified by DH, DL

Instruc-	Mnemonic	Ope	rand	Function	Operations function						lr	nstructio	on format				
tions	Minemonic	1st	2nd	Function	Operations function	f	е	d	С	b	а	9 8	7 6 5 4	;	3	2 1	1 0
	AD	r	М	Add M to r	$r \leftarrow (r) + (M)$	0	1	0	0	0	0	DH	DL	Ī		r	
	ADS	r	М	Add M to r, then skip if carry	$r \leftarrow (r) + (M)$ , skip if carry	0	1	0	0	0	1	DH	DL			r	
Suc	AC	r	М	Add M to r with carry	$r \leftarrow (r) + (M) + C$	0	1	0	0	1	0	DH	DL	I		r	
Addition instructions	ACS	r	М	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0	1	0	0	1	1	DH	DL	-		r	
l in	Al	М	ı	Add I to M	$M \leftarrow (M) + I$	0	1	0	1	0	0	DH	DL	Ī		T	
ditic	AIS	М	Ι	Add I to M, then skip if carry	$M \leftarrow (M) + I$ , skip if carry	0	1	0	1	0	1	DH	DL			Τ	
Ad	AIC	М	ı	Add I to M with carry	$M \leftarrow (M) + I + C$	0	1	0	1	1	0	DH	DL	Τ		T	
	AICS	М	ı	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$ , skip if carry	0	1	0	1	1	1	DH	DL			ı	
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0	1	1	0	0	0	DH	DL	T		r	
S	SUS	r	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M),$ skip if borrow	0	1	1	0	0	1	DH	DL			r	
tion	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0	1	1	0	1	0	DH	DL	I		r	
instruc	SBS	r	М	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ , skip if borrow	0	1	1	0	1	1	DH	DL			r	
tion	SI	М	ı	Subtract I from M	$M \leftarrow (M) - I$	0	1	1	1	0	0	DH	DL	Ţ		-1	
Subtraction instructions	SIS	М	ı	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$ , skip if borrow	0	1	1	1	0	1	DH	DL			ı	
\ \oldsymbol{S}	SIB	М	ı	Subtract I from M with borrow	$M \leftarrow (M) - I - b$	0	1	1	1	1	0	DH	DL	Ī		Т	
	SIBS	М	I	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ , skip if borrow	0	1	1	1	1	1	DH	DL			ı	

Continued from preceding page.

Instruc-	Mnemonic	Ope	rand	Function	Operations function						Ir	nstruction	on format				
tions	winemonic	1st	2nd	Function	Operations function	f	е	d	С	b	а	9 8	7 6 5 4	3	2	1	0
ω <sub></sub>	SEQ	r	М	Skip if r equal to M	(r) – (M), skip if zero	0	0	0	1	0	0	DH	DL			r	
l ijo	SEQI	М	ı	Skip if M equal to I	(M) - I, skip if zero	0	0	0	1	0	1	DH	DL			I	
struc	SNEI	М	ı	Skip if M not equal to I	(M) - I, skip if not zero	0	0	0	0	0	1	DH	DL			I	
son ins	SGE	r	М	Skip if r is greater than or equal to M	(r) – (M), skip if not borrow	0	0	0	1	1	0	DH	DL			r	
Comparison instructions	SGEI	М	ı	Skip if M is greater than equal to I	(M) – I, skip if not borrow	0	0	0	1	1	1	DH	DL			I	
O	SLEI	М	ı	Skip if M is less than I	(M) – I, skip if borrow	0	0	0	0	1	1	DH	DL			I	
	AND	r	М	AND M with r	$r \leftarrow (r) \text{ AND (M)}$	0	0	1	0	0	0	DH	DL			r	
<u>s</u>	ANDI	М	ı	AND I with M	M ← (M) AND I	0	0	1	0	0	1	DH	DL			I	
l igi	OR	r	М	OR M with r	$r \leftarrow (r) OR (M)$	0	0	1	0	1	0	DH	DL			r	
struc	ORI	М	ı	OR I with M	$M \leftarrow (M) OR I$	0	0	1	0	1	1	DH	DL			I	
Logic instructions	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \text{ XOR (M)}$	0	0	1	1	0	0	DH	DL			r	
-ogi	EXLI	М	ı	Exclusive OR M with M	$M \leftarrow (M) XOR I$	0	0	1	1	0	1	DH	DL	İ		I	
	SHR	r		Shift r right with carry	carry (r)	0	0	0	0	0	0	0 0	1 1 1 0	0 r		r	
	LD	r	М	Load M to r	$r \leftarrow (M)$	1	1	0	1	0	0	DH	DL			r	
ons	ST	М	r	Store r to M	$M \leftarrow (r)$	1	1	0	1	0	1	DH	DL	 		r	
structi	MVRD	r	М	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1	1	0	1	1	0	DH	DL	r		r	
Transfer instructions	MVRS	М	r	Move source M referring to r to M in the same row	M ← [DH, Rn]	1	1	0	1	1	1	DH	DL			r	
Tra	MVSR	M1	M2	Move M to M in the same row	[DH, DL1] ← [DH, DL2]	1	1	1	0	0	0	DH	DL1		D	L2	
	MVI	М	ı	Move I to M	$M \leftarrow I$	1	1	1	0	0	1	DH	DL			I	
Bit test instructions	TMT	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all 1s, then skip	1	1	1	1	0	0	DH	DL			N	
Bit	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0s, then skip	1	1	1	1	0	1	DH	DL			N	
ne	JMP	AD	DR	Jump to the address	PC ← ADDR	1	0	0				Α	DDR (13 bits)				
ubrouti	CAL	AD	DR	Call subroutine	PC ← ADDR Stack ← (PC) + 1	1	0	1				А	DDR (13 bits)				
nd s	RT			Return from subroutine	PC ← Stack	0	0	0	0	0	0	0 0	1 0 0 0				
Jump and subroutine call instructions	RTI			Return from interrupt	PC ← Stack, BANK ← Stack, CARRY ← Stack	0	0	0	0	0	0	0 0	1 0 0 1	 			

Continued from preceding page.

Instruc-		One	rand								In	struc	rtin	n fo	rms	at _			
tions	Mnemonic	1st	2nd	Function	Operations function	f	е	d	С	b	a'''			7	6	5	4	3	2 1 0
	SS	SWR	N	Set status register	(Status W-reg) N ← 1	1	1	1	1	1	1		 1	0	0	_	SWR!	_	N
s ter	RS	SWR	N	Reset status register	(Status W-reg) N ← 0	1	1	1	1	1	1		 1	0	0	-	SWR		N
egis	TST	SRR	N	Test status register true	if (Status R-reg) N = all	1	1	1	1	1	1	1	1	0	1		RR		N
Status register instructions	TSF	SRR	N	Test status register false	if (Status R-reg) N = all	1	1	1	1	1	1	1	1	1	0	SF	RR		N
Sta	TUL	N		Test Unlock F/F	if Unlock F/F (N) = all 0s, then skip	0	0	0	0	0	0	0 (	0	1	1	0	1		N
	PLL	i n	Л	Load M to PLL register	PLL reg ← PLL data	1	1	1	1	1	0	DH			D	L			r
<u>5</u>	UCS		l	Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0 (	0	0	0	0	1		1
Hardware control instructions	UCC		l	Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	0 (	0	0	0	1	0		I
are	BEEP		l	Beep control	BEEP reg ← I	0	0	0	0	0	0	0 (	0	0	1	1	0		I
rdw	DZC		l	Dead zone control	DZC reg ← I	0	0	0	0	0	0	0 (	0	1	0	1	1		I
Ha	TMS		l	Set timer register	Timer reg ← I	0	0	0	0	0	0	0 (	0	1	1	0	0		1
	IOS	PWn	N	Set port control word	IOS reg PWn ← N	1	1	1	1	1	1	1 (	0		P۷	Vn			N
	IN	М	Pn	Input port data to M	$M \leftarrow (Pn)$	1	1	1	0	1	0	DH			D	L			Pn
	OUT	М	Pn	Output contents of M to port	P1n ← M	1	1	1	0	1	1	DH			D	L			Pn
SU	INR	М	Pn	Input port data to M	$M \leftarrow (Pn)$	0	0	1	1	1	0	DH			D	L			Pn
rctio	SPB	P1n	N	Set port1 bits	(Pn)N ← 1	0	0	0	0	0	0	1 (	0		P	n			N
ารtrเ	RPB	P1n	N	Reset port1 bits	(Pn)N ← 0	0	0	0	0	0	0	1	1		Pi	n			N
I/O instructions	TPT	P1n	N	Test port1 bits, then skip if all bits specified are true	if (Pn)N = all 1s, then skip	1	1	1	1	1	1	0	0		Pi	n			N
	TPF	P1n	N	Test port1 bits, then skip if all bits specified are false	if (Pn)N = all 0s, then skip	1	1	1	1	1	1	0	1		Pi	n			N
Bank switching instructions	BANK		I	Select Bank	$BANK \leftarrow I$	0	0	0	0	0	0	0	0	0	1	1	1		I
	LCDA	М	- 1	Output segment pattern to LCD	LCD (DIGIT) ← M	1	1	0	0	0	0	DH			D	L			DIGIT
LCD instructions	LCDB	М	- 1	digit direct	LCD (DIGIT) ← W	1	1	0	0	0	1	DH			D	L			DIGIT
struc	LCPA	М	- 1	Output segment pattern to LCD	LCD (DIGIT) ← LA ← M	1	1	0	0	1	0	DH			D	L			DIGIT
.≌	LCPB	М	1	digit through LA	LCD (DIGIT) ← LA ← W	1	1	0	0	1	1	DH			D	L			DIGIT
Other instructions	HALT		1	Halt mode control	HALT reg ← I, then CPU clock stop	0	0	0	0	0	0	0 (	0	0	1	0	0		I
it Off	CKSTP			Clock stop	Stop x'tal OSC	0	0	0	0	0	0	0 (	0	0	1	0	1		
ĽË.	NOP			No operation	No operation	0	0	0	0	0	0	0 (	0	0	0	0	0		

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 2000. Specifications and information herein are subject to change without notice.