

PRELIMINARY - August 7, 2000


DESCRIPTION

The SC1155 is a synchronous-buck switch-mode controller designed for use in single ended power supply applications where efficiency is the primary concern. The controller is a hysteretic type, with a user selectable hysteresis. The SC1155 is ideal for implementing DC/DC converters needed to power advanced microprocessors such as Pentium® III and Athlon®, in both single and multiple processor configurations. Inhibit, under-voltage lockout and soft-start functions are included for controlled power-up.

SC1155 features include an integrated 5 bit D/A converter, temperature compensated voltage reference, current limit comparator, over-current protection, and an adaptive deadtime circuit to prevent shoot-through of the power MOSFET during switching transitions. Power good signaling, logic compatible shutdown, and over-voltage protection are also provided. The integrated D/A converter provides programmability of output voltage from 1.1V to 1.85V in 25mV increments.

The SC1155 high side driver can be configured as either a grounded reference or as a floating bootstrap driver. The high and low side MOSFET drivers have a peak current rating of 2 amps.

TYPICAL APPLICATION CIRCUIT



FEATURES

- Programmable hysteresis
- 5 bit DAC programmable output (1.1V-1.85V)
- On-chip power good and OVP functions
- Designed to meet latest Intel specifications
- Up to 95% efficiency
- $\pm 1\%$ voltage tolerance over temperature

APPLICATIONS

- Server Systems and Workstations
- Intel Pentium® III Core Supplies
- AMD Athlon® Core Supplies
- Multiple Microprocessor Supplies
- Voltage Regulator Modules

ORDERING INFORMATION

DEVICE ⁽¹⁾	PACKAGE	TEMP. RANGE (T _J)
SC1155CSW.TR	SO-28	0 - 125°C
SC1155EVB	Evaluation Board	



Note:

(1) Only available in tape and reel packaging. A reel contains 1000 devices.

PRELIMINARY - August 7, 2000

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Maximum	Units
VIN12V	$V_{IN_{MAX}}$	14	V
BOOT to DRVGND		25	V
BOOT to BOOTLO		15	V
Digital Inputs		-0.3 to +7.3	V
AGND to DRVGND		$\pm 0.5V$	V
LOHIB to AGND		14	V
LOSENSE to AGND		14	V
IOUTLO to AGND		14	V
HISENSE to AGND		14	V
VSENSE to AGND		5	V
Continuous Power Dissipation, $T_A = 25^\circ C$	P_D	1.2	W
Continuous Power Dissipation, $T_C = 25^\circ C$	P_D	6.25	W
Operating Junction Temperature	T_J	0 to +125	$^\circ C$
Lead Temperature (Soldering) 10 seconds	T_L	300	$^\circ C$
Storage Temperature	T_{STG}	-65 to 150	$^\circ C$

PIN CONFIGURATION

SIMPLIFIED BLOCK DIAGRAM


PRELIMINARY - August 7, 2000

PIN DESCRIPTION

Pin	Pin Name	Pin Function
1	IOUT	Current Out. The output voltage on this pin is proportional to the load current as measured across the high side MOSFET, and is approximately equal to $2 \times R_{DS(ON)} \times I_{LOAD}$.
2	DROOP	Droop Voltage. This pin is used to set the amount of output voltage set-point droop as a function of load current. The voltage is set by a resistor divider between IOUT and AGND.
3	OCP	Over Current Protection. This pin is used to set the trip point for over current protection by a resistor divider between IOUT and AGND.
4	VHYST	Hysteresis Set Pin. This pin is used to set the amount of hysteresis required by a resistor divider between VREFB and AGND.
5	VREFB	Buffered Reference Voltage (from VID circuitry).
6	VSENSE	Output Voltage Sense.
7	AGND	Small Signal Analog and Digital Ground.
8	SOFTST	Soft Start. Connecting a capacitor from this pin to AGND sets the time delay.
9	NC	Not connected
10	LODRV	Low Drive Control. Connecting this pin to +5V enables normal operation. When LOHIB is grounded, this pin can be used to control LOWDR.
11	LOHIB	Low Side Inhibit. This pin is used to eliminate shoot-thru current.
12	DRVGND	Power Ground. Insure output capacitor ground is connected to this pin.
13	LOWDR	Low Side Driver Output. Connect to gate of low side MOSFET.
14	DRV	Drive Regulator for the MOSFET Drivers.
15	VIN12V	12V Supply. Connect to 12V power rail.
16	BOOT	Bootstrap. This pin is used to generate a floating drive for the high side FET driver.
17	HIGHDR	High Side Driver Output. Connect to gate of high side MOSFET.
18	BOOTLO	Bootstrap Low. In desktop applications, this pin connects to DRVGND.
19	HISENSE	High Current Sense. Connected to the drain of the high side FET, or the input side of a current sense resistor between the input and the high side FET.
20	LOSENSE	Low Current Sense. Connected to the source of the high side FET, or the FET side of a current sense resistor between the input and the high side FET.
21	IOUTLO	This is the sampling capacitors bottom leg. Voltage on this pin is voltage on the LOSENSE pin when the high side FET is on.
22	INHIBIT	Inhibit. If this pin is grounded, the MOSFET drivers are disabled. Usually connected to +5V through a pull-up resistor.
23	VID4 ⁽¹⁾	Programming Input (MSB).
24	VID3 ⁽¹⁾	Programming Input.
25	VID2 ⁽¹⁾	Programming Input.
26	VID1 ⁽¹⁾	Programming Input.
27	VID0 ⁽¹⁾	Programming Input (LSB).
28	PWRGD ⁽¹⁾	Power Good. This open collector logic output is high if the output voltage is within 5% of the set point.

PRELIMINARY - August 7, 2000

ELECTRICAL CHARACTERISTICS

 Unless specified: $0 < T_J < 125^{\circ}\text{C}$, $V_{IN} = 12\text{V}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	VIN12V		11.4	12	13	V
Supply Current (Quiescent)	I_{INQ}	INH = 5V, VID not 11111, VIN above UVLO threshold during start-up, $f_{SW} = 200\text{kHz}$, BOOTLO = 0V, $C_{DH} = C_{DL} = 50\text{pF}$		15		mA
High Side Driver Supply Current (Quiescent)	I_{BOOTQ}	INH = 0V or VID = 11111 or VIN below UVLO threshold during start-up, BOOT = 13V, BOOTLO = 0V			10	μA
		INH = 5V, VID not 11111, VIN above UVLO threshold during start-up, $f_{SW} = 200\text{kHz}$, BOOT = 13V, BOOTLO = 0V, $C_{DH} = 50\text{pF}$		5		mA
REFERENCE/VOLTAGE IDENTIFICATION						
Reference Voltage Accuracy	V_{REF}	$11.4\text{V} < V_{IN12V} < 12.6\text{V}$, over full VID range (see Output Voltage Table)	-1		1	%
VID0 - VID4 High Threshold Voltage	$V_{TH(H)}$		2.25			V
VID0 - VID4 Low Threshold Voltage	$V_{TH(L)}$				1	V
POWER GOOD						
Undervoltage Threshold	$V_{TH(PWRGD)}$		90		95	% V_{REF}
Output Saturation Voltage	V_{SAT}	$I_O = 5\text{mA}$		0.5		V
Hysteresis	$V_{HYS(PWRGD)}$			10		mV
OVER VOLTAGE PROTECTION						
OVP Trip Point	V_{OVP}		38	42	46	% V_{OUT}
Hysteresis ⁽¹⁾	$V_{HYS(OVP)}$			10		mV
SOFT START						
Charge Current	I_{CHG}	$V_{SS} = 0.5\text{V}$, resistance from VREFB pin to AGND = $20\text{k}\Omega$, $V_{REFB} = 1.3\text{V}$ Note: $I_{CHG} = (I_{VREFB} / 5)$	10.4	13	15.6	μA
Discharge Current	I_{DISCHG}	$V_{(S/S)} = 1\text{V}$		1		mA
INHIBIT COMPARATOR						
Start Threshold	V_{start_INH}		1	2.0	2.4	V
VIN12V UVLO						
Start Threshold	V_{start_UVLO}		9.25	10	10.75	V
Hysteresis	V_{hys_UVLO}		1.8	2	2.2	V

PRELIMINARY - August 7, 2000

ELECTRICAL CHARACTERISTICS (cont.)

 Unless specified: $0 < T_J < 125^{\circ}\text{C}$, $V_{IN} = 12\text{V}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HYSTERETIC COMPARATOR						
Input Offset Voltage	$V_{OS_{HYSCMP}}$	V_{DROOP} pin grounded			5	mV
Input Bias Current	$I_{BIAS_{HYSCMP}}$				1	μA
Hysteresis Accuracy	V_{HYS_ACC}				7	mV
Hysteresis Setting	V_{HYS_SET}				60	mV
DROOP COMPENSATION						
Initial Accuracy	V_{DROOP_ACC}	$V_{DROOP} = 50\text{mV}$			5	mV
OVERCURRENT PROTECTION						
OCP Trip Point	V_{OCP}		0.09	0.1	0.11	V
Input Bias Current	$I_{BIAS_{OCP}}$				100	nA
HIGH-SIDE VDS SENSING						
Gain				2		V/V
Initial Accuracy	V_{IOUT_ACC}	$V_{HISENSE} = 12\text{V}$, $V_{IOUTLO} = 11.9\text{V}$			6	mV
IOUT Source	$I_{SOURCE_{IOUT}}$	$V_{IOUT} = 0.5\text{V}$, $V_{HISENSE} = 12\text{V}$, $V_{IOUTLO} = 11.5\text{V}$	500			μA
IOUT Sink Current	$I_{SINK_{IOUT}}$	$V_{IOUT} = 0.05\text{V}$, $V_{HISENSE} = 12\text{V}$, $V_{IOUTLO} = 12\text{V}$	40	50		μA
IOUT Voltage Swing	$V_{IOUT(IN)}$	$V_{HISENSE} = 11\text{V}$, $R_{IOUT} = 10\text{k}\Omega$	0		3.75	V
VIOUT Voltage Swing	$V_{IOUT(4.5V)}$	$V_{HISENSE} = 4.5\text{V}$, $R_{IOUT} = 10\text{k}\Omega$	0		2.0	V
VIOUT Voltage Swing	$V_{IOUT(3V)}$	$V_{HISENSE} = 3\text{V}$, $R_{IOUT} = 10\text{k}\Omega$	0		1.0	V
LOSENSE High Level Input Voltage	$V_{IH_{LOSENSE}}$	$V_{HISENSE} = 4.5\text{V}$ (Note 1)	2.85			V
LOSENSE Low Level Input Voltage	$V_{IL_{LOSENSE}}$	$V_{HISENSE} = 4.5\text{V}$ (Note 1)			1.8	V
Sample/Hold Resistance	$R_{S/H}$	$4.5\text{V} \leq V_{IN} \leq 13\text{V}$	50	65	80	Ω
BUFFERED REFERENCE						
VREFB Load Regulation	$V_{IDREG_{REFB}}$	$10\mu\text{A} < I_{REFB} < 500\mu\text{A}$		2		mV
DEADTIME CIRCUIT						
LOHIB High Level Voltage	$V_{IH_{LOHIB}}$		2			V
LOHIB Low Level Input Voltage	$V_{IL_{LOHIB}}$				1.0	V
LOWDR High Level Input Voltage	$V_{IH_{LOWDR}}$	(Note 1)	2			V
LOWDR Low Level Input Voltage	$V_{IL_{LOWDR}}$	(Note 1)			1.0	V

PRELIMINARY - August 7, 2000

ELECTRICAL CHARACTERISTICS (cont.)

Unless specified: $0 < T_J < 125^{\circ}\text{C}$, $V_{IN12V} = 12\text{V}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVE REGULATOR						
DRV Voltage	V_{DRV}	$11.4 < V_{IN12V} < 12.6\text{V}$, $I_{DRV} = 50\text{mA}$	7		9	V
Load Regulation	$V_{ldreg_{DRV}}$	$1\text{mA} < I_{DRV} < 50\text{mA}$		100		mV
Short Circuit Current	$I_{short_{DRV}}$		100			mA
HIGH-SIDE OUTPUT DRIVER						
Peak Output Current	$I_{src_{HIGHDR}}$ $I_{sink_{HIGHDR}}$	duty cycle $< 2\%$, $t_{pw} < 100\mu\text{s}$, $T_J = 125^{\circ}\text{C}$ $V_{BOOT} - V_{BOOTLO} = 6.5\text{V}$, $V_{HIGHDR} = 1.5\text{V}$ (src), or $V_{HIGHDR} = 5\text{V}$ (sink) (Note 1)	2			A
Output Resistance	$R_{src_{HIGHDR}}$	$T_J = 125^{\circ}\text{C}$ $V_{BOOT} - V_{BOOTLO} = 6.5\text{V}$, $V_{HIGHDR} = 6\text{V}$			45	Ω
	$R_{sink_{HIGHDR}}$	$T_J = 125^{\circ}\text{C}$ $V_{BOOT} - V_{BOOTLO} = 6.5\text{V}$, $V_{HIGHDR} = 0.5\text{V}$			5	
LOW-SIDE OUTPUT DRIVER						
Peak Output Current	$I_{src_{LOWDR}}$ $I_{sink_{LOWDR}}$	duty cycle $< 2\%$, $t_{pw} < 100\mu\text{s}$, $T_J = 125^{\circ}\text{C}$ $V_{DRV} = 6.5\text{V}$, $V_{LOWDR} = 1.5\text{V}$ (src), or $V_{LOWDR} = 5\text{V}$ (sink) (Note 1)	2			A
Output Resistance	$R_{src_{LOWDR}}$	$T_J = 125^{\circ}\text{C}$ $V_{DRV} = 6.5\text{V}$, $V_{LOWDR} = 6\text{V}$			45	Ω
	$R_{sink_{LOWDR}}$	$T_J = 125^{\circ}\text{C}$ $V_{DRV} = 6.5\text{V}$, $V_{LOWDR} = 0.5\text{V}$			5	

PRELIMINARY - August 7, 2000

DYNAMIC ELECTRICAL CHARACTERISTICS

Unless specified: $0 < T_J < 125^\circ\text{C}$, $V_{IN12V} = 12\text{V}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HYSTERETIC COMPARATORS⁽¹⁾						
Propagation Delay Time from VSENSE to HIGHDR or LOWDR (excluding deadtime)	t_{HCPROP}	10mV overdrive, $1.3\text{V} \leq V_{ref} \leq 3.5\text{V}$		150	250	ns
OUTPUT DRIVERS⁽²⁾						
HIGHDR rise/fall time	$t_{r,HIGHDR}$, $t_{f,HIGHDR}$	$C_I = 9\text{nF}$, $V_{BOOT} = 6.5\text{v}$, $V_{BOOTLO} = \text{grounded}$, $T_J = 125^\circ\text{C}$			60	ns
LOWDR rise/fall time	$t_{r,LOWDR}$, $t_{f,LOWDR}$	$C_I = 9\text{nF}$, $V_{DRV} = 6.5\text{v}$, $T_J = 125^\circ\text{C}$			60	ns
OVERCURRENT PROTECTION⁽¹⁾						
Comparator Propagation Delay Time	t_{OCPROP}			1		μs
Deglintch Time (Includes comparator propagation delay time)	t_{OCDGL}		2		5	μs
OVERVOLTAGE PROTECTION⁽¹⁾						
Comparator Propagation Delay Time	t_{OVPROP}			1		μs
Deglintch Time (Includes comparator propagation delay time)	t_{OVDGL}		2		5	μs
HIGH-SIDE Vds SENSING⁽¹⁾						
Response Time	$t_{VDSRESP}$	$V_{HISENSE} = 12\text{v}$, V_{IOUTLO} pulsed from 12v to 11.9v, 100ns rise and fall times			2	μs
		$V_{HISENSE} = 4.5\text{v}$, V_{IOUTLO} pulsed from 4.5v to 4.4v, 100ns rise and fall times			3	μs
		$V_{HISENSE} = 3\text{v}$, V_{IOUTLO} pulsed from 3.0v to 2.9v, 100ns rise and fall times			3	μs
Short Circuit Protection Rising Edge Delay	t_{VDSRED}	LOSENSE grounded	300		500	ns
Sample/Hold Switch turn-on/turn-off Delay	t_{SWXDLY}	$3\text{v} < V_{HISENSE} < 11\text{v}$ $V_{LOSENSE} = V_{HISENSE}$	30		100	ns

PRELIMINARY - August 7, 2000



DYNAMIC ELECTRICAL CHARACTERISTICS (cont.)

 Unless specified: $0 < T_J < 125^\circ \text{C}$, $V_{IN12V} = 12\text{V}$



PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HIGH-SIDE Vds SENSING (Cont.)⁽¹⁾						
POWER GOOD⁽¹⁾						
Comparator Propagation Delay	t_{PWRGD}			1		μs
SOFTSTART⁽¹⁾						
Comparator Propagation Delay	t_{SLST}	overdrive = 10mv		560	900	ns
DEADTIME⁽²⁾						
Driver Nonoverlap Time	t_{NOL}	$C_{LOWDR} = 9\text{nF}$, 10% threshold on LOWDR	30		100	ns
LODRV⁽¹⁾						
Propagation Delay	$t_{LODRV DLY}$				400	ns

Notes



- (1) Guaranteed, but not tested.
- (2) Test circuit and timing diagram.
- (3) This device is ESD sensitive. Use of standard ESD handling precautions is required.

TEST CIRCUIT

TIMING DIAGRAM



PRELIMINARY - August 7, 2000

TYPICAL PERFORMANCE CURVES
5V Efficiency

5V Regulation


PRELIMINARY - August 7, 2000

TYPICAL PERFORMANCE CURVES (Cont.)
12V Efficiency

12V Regulation


PRELIMINARY - August 7, 2000

BLOCK DIAGRAM


PRELIMINARY - August 7, 2000

OUTPUT VOLTAGE TABLE

0 = VSS; 1 = OPEN

VID4	VID3	VID2	VID1	VID0	VDC (V)
1	1	1	1	1	Output Off
1	1	1	1	0	1.1
1	1	1	0	1	1.125
1	1	1	0	0	1.15
1	1	0	1	1	1.175
1	1	0	1	0	1.2
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.3
1	0	1	0	1	1.325
1	0	1	0	0	1.35
1	0	0	1	1	1.375
1	0	0	1	0	1.4
1	0	0	0	1	1.425
1	0	0	0	0	1.45
0	1	1	1	1	1.475
0	1	1	1	0	1.5
0	1	1	0	1	1.525
0	1	0	1	0	1.55
0	1	0	1	1	1.575
0	1	0	1	0	1.6
0	1	0	0	1	1.625
0	1	0	0	0	1.65
0	0	1	1	1	1.675
0	0	1	1	0	1.7
0	0	1	0	1	1.725
0	0	1	0	0	1.75
0	0	0	1	1	1.775
0	0	0	1	0	1.8
0	0	0	0	1	1.825
0	0	0	0	0	1.85

NOTE:

(1) If the VID bits are set to 11111, then the high-side and the low-side driver outputs will be set low, turning both MOSFETs off, and the controller will be set to a low-Iq state.

PRELIMINARY - August 7, 2000

FUNCTIONAL DESCRIPTION

Reference/Voltage Identification

The reference/voltage identification (VID) section consists of a temperature compensated bandgap reference and a 5-bit voltage selection network. The 5 VID pins are TTL compatible inputs to the VID selection network. They are internally pulled up to +5V generated from the +12V supply by a resistor divider, and provide programmability of output voltage from 1.1V to 1.85V in 25mV increments.

Refer to the Output Voltage Table for the VID code settings. The output voltage of the VID network, VREF is within 1% of the nominal setting over the full input and output voltage range and junction temperature range. The output of the reference/VID network is indirectly brought out through a buffer to the REFB pin. The voltage on this pin will be within 3mV of VREF. It is not recommended to drive loads with REFB other than setting the hysteresis of the hysteretic comparator, because the current drawn from REFB sets the charging current for the soft start capacitor. Refer to the soft start section for additional information.

Hysteretic Comparator

The hysteretic comparator regulates the output voltage of the synchronous-buck converter. The hysteresis is set by connecting the center point of a resistor divider from REFB to AGND to the HYST pin. The hysteresis of the comparator will be equal to twice the voltage difference between REFB and HYST, and has a maximum value of 60mV. The maximum propagation delay from the comparator inputs to the driver outputs is 250ns.

Low Side Driver

The low side driver is designed to drive a low $R_{DS(ON)}$ N-channel MOSFET, and is rated for 2 amps source and sink current. The bias for the low side driver is provided internally from VDRV.

High Side Driver

The high side driver is designed to drive a low $R_{DS(ON)}$ N-channel MOSFET, and is rated for 2 amps source and sink current. It can be configured either as a ground referenced driver or as a floating bootstrap driver. When configured as a floating driver, the bias voltage to the driver is developed from the DRV regulator. The internal bootstrap diode, connected between

the DRV and BOOT pins, is a Schottky for improved drive efficiency. The maximum voltage that can be applied between the BOOT pin and ground is 25V. The driver can be referenced to ground by connecting BOOTLO to PGND, and connecting +12V to the BOOT pin.

Deadtime Control

Deadtime control prevents shoot-through current from flowing through the main power FETs during switching transitions by actively controlling the turn-on times of the FET drivers. The high side driver is not allowed to turn on until the gate drive voltage to the low-side FET is below 2 volts. The low side driver is not allowed to turn on until the voltage at the junction of the 2 FETs (VPHASE) is below 2 volts. An internal low-pass filter with an 11MHz pole is located between the output of the low-side driver (DL) and the input of the deadtime circuit. This controls the high-side driver by filtering out the noise that could appear on DL when the high-side driver turns on.

Current Sensing

Current sensing is achieved by sampling and holding the voltage across the high side FET while it is turned on. The sampling network consists of an internal 50Ω switch and an external 0.1μF hold capacitor. Internal logic controls the turn-on and turn-off of the sample/hold switch such that the switch does not turn on until VPHASE transitions high and turns off when the input to the high side driver goes low. Thus sampling will occur only when the high side FET is conducting current. The voltage at the IO pin equals 2 times the sensed voltage. In applications where a higher accuracy in current sensing is required, a sense resistor can be placed in series with the high side FET and the voltage across the sense resistor can be sampled by the current sensing circuit.

Droop Compensation

The droop compensation network reduces the load transient overshoot/undershoot at VOUT, relative to VREF. VOUT is programmed to a voltage greater than VREF (equal to $VREF \times (1+R5/R6)$) by an external resistor divider from VOUT to the VSENSE pin to reduce the undershoot on VOUT during a low to high load current transient. The overshoot during a high to low load current transient is reduced by subtracting the voltage that is on the DROOP pin from VREF. The voltage on the IO pin is divided down with an external

PRELIMINARY - August 7, 2000

FUNCTIONAL DESCRIPTION (cont.)

resistor divider, and connected to the DROOP pin. Thus, under loaded conditions, VOUT is regulated to $V_{out} = V_{ref} \cdot (1 + R7/R8) - I_{OUT} \cdot R2/(R1 + R2)$.

Inhibit

The inhibit pin is a TTL compatible digital pin that is used to enable the controller. When INH is low, the output drivers are low, the soft start capacitor is discharged, the soft start current source is disabled, and the controller is in a low I_Q state. When INH goes high, the short across the soft start capacitor is removed, the soft start current source is enabled, and normal converter operation begins. When the system logic supply is connected to INH, it controls power sequencing by locking out controller operation until the system logic supply exceeds the input threshold voltage of the INH circuit; thus the +12V supply and the system logic supply (either +5V or 3.3V) must be above UVLO thresholds before the controller is allowed to start up.

VIN

The VIN undervoltage lockout circuit disables the controller while the +12V supply is below the 10V start threshold during power-up. While the controller is disabled, the output drivers will be low, the soft start capacitor will be shorted and the soft start current is disabled and the controller will be in a low I_Q state. When VIN exceeds the start threshold, the short across the soft start capacitor is removed, the soft start current source is enabled and normal converter operation begins. There is a 2V hysteresis in the undervoltage lockout circuit for noise immunity.

Soft Start

The soft start circuit controls the rate at which VOUT powers up. A capacitor is connected between SS and AGND and is charged by an internal current source. The value of the current source is proportional to the reference voltage so the charging rate of C_{SS} is also proportional to the reference voltage. By making the charging current proportional to VREF, the power-up time for VOUT will be independent of VREF. Thus, C_{SS} can remain the same value for all VID settings. The soft start charging current is determined by the following equation: $I_{SS} = I_{REFB}/5$. Where I_{REFB} is the current flowing out of the REFB pin. It is recommended that no additional loads be connected to REFB, other than the resistor divider for setting the hysteresis voltage. Thus

these resistor values will determine the soft start charging current. The maximum current that can be sourced by REFB is 500 μ A.

Power Good

The power good circuit monitors for an undervoltage condition on VOUT. If VSENSE is 7% (nominal) below VREF, then the power good pin is pulled low. The PWRGD pin is an open drain output.

Overvoltage Protection

The overvoltage protection circuit monitors VOUT for an overvoltage condition. If VSENSE is 15% above VREF, then a fault latch is set and both output drivers are turned off. The latch will remain set until VIN goes below the undervoltage lockout value. A 1ms deglitch timer is included for noise immunity.


Overcurrent Protection

The overcurrent protection circuit monitors the current through the high side FET. The overcurrent threshold is adjustable with an external resistor divider between IO and AGND, with the divider voltage connected to the OCP pin. If the voltage on the OCP pin exceeds 100mV, then a fault latch is set and the output drivers are turned off. The latch will remain set until VIN goes below the undervoltage lockout value. A 1ms deglitch timer is included for noise immunity. The OCP circuit is also designed to protect the high side FET against a short-to-ground fault on the terminal common to both power FETs (VPHASE).

Drive Regulator

The drive regulator provides drive voltage to the low side driver, and to the high side driver when the high side driver is configured as a floating driver. The minimum drive voltage is 7V. The minimum short circuit current is 100mA.

PRELIMINARY - August 7, 2000

APPLICATION CIRCUIT


* Only one resistor/jumper to be installed, either Ra or Rb.

PRELIMINARY - August 7, 2000

MATERIALS LIST


Quantity	Reference	Part/Description	Vendor	Notes
1	C5	0.001 μ F		
6	C1-C4, C8, C11	0.01 μ F		
3	C17-C19	150 μ F, 16V (TPS)	AVX	
7	C6,C7,C9,C12,C16,C20, C27	0.1 μ F		
2	C13,C14	0.33 μ F		
6	C21-C26	150 μ F, 4V, (PosCap)	Sanyo	
2	C10,C15	2.2 μ F, 16V		
1	D1	MBRD1035	MOT	
1	L1	1 μ H, DO5022P-102	Coilcraft	
1	L2	1.5 μ H, DO5022P-152HC	Coilcraft	
1	Q1	IRL3103NS, D2PAK	Int. Rect.	
1	Q2	IRL2203NS, D2PAK	Int. Rect.	
2	RA,RB	0 Ω		
1	R1	2K		
2	R2,R4	1K		
1	R3	2.7K		
1	R5	100		
1	R6	20K		
1	R7	150		
3	R8,R9,R10	10K		
1	R11	2.2		
1	R12	3.9		
1	U1	SC1155, SO-28	SEMTECH	

Layout guidelines


1. Locate R8 and C5 close to pins 6 and 7.
2. Locate C6 close to pins 5 and 7.
3. Components connected to IOUT, DROOP, OCP, VHYST, VREFB, VSENSE, and SOFTST should be referenced to AGND.
4. The bypass capacitors C10 and C15 should be placed close to the IC and referenced to DRVGND.
5. Locate bootstrap capacitor C13 close to the IC.
6. Place bypass capacitor C14 close to Drain of the top FET and Source of the bottom FET to be effective.
7. Route HISENSE and LOSENSE close to each other to minimize induced differential mode noise.
8. Bypass a high frequency disturbance with ceramic capacitor at the point where HISENSE is connected to Vin.
9. Input bulk capacitors should be placed as close as possible to the power FETs because of the very high ripple current flow in this pass.
10. If Schottky diode used in parallel with a synchronous (bottom) FET, to achieve a greater efficiency at lower Vout settings, it needs to be placed next to the aforementioned FET in very close proximity.
11. Since the feedback path relies on the accurate sampling of the output ripple voltage, the best results can be achieved by connecting the AGND to the ground side of the bulk output capacitors.
12. DRVGND pin should be tight to the main ground plane utilizing very low impedance connection, e.g., multiple vias.
13. In order to prevent substrate glitching, a small (0.5A) Schottky diode should be placed in close proximity to the chip with the cathode connected to BOOTLO and anode connected to DRVGND.

PRELIMINARY - August 7, 2000

EVALUATION BOARD ARTWORK




TOP LAYER




BOTTOM LAYER

PRELIMINARY - August 7, 2000

EVALUATION BOARD LAYOUT




TOP VIEW



BOTTOM VIEW

PRELIMINARY - August 7, 2000

OUTLINE - SO-28


ECN00-1229