

ID246 Series

Flash Memory Card

(Model Numbers: ID246xxx)

Spec No.: CPS0008E-001

● Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

● When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.

(1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).

- Office electronics
- Instrumentation and measuring equipment
- Machine tools
- Audiovisual equipment
- Home appliances
- Communication equipment other than for trunk lines

(2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.

- Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
- Mainframe computers
- Traffic control systems
- Gas leak detectors and automatic cutoff devices
- Rescue and security equipment
- Other safety devices and safety equipment, etc.

(3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.

- Aerospace equipment
- Communications equipment for trunk lines
- Control equipment for the nuclear power industry
- Medical equipment related to life support, etc.


(4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

● Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

| | | |
|--|----|----|
| 1. Introduction | P. | 3 |
| 2. Features | P. | 3 |
| 3. Block Diagram | P. | 4 |
| 4. Pin Connections | P. | 5 |
| 5. Signal Description | P. | 6 |
| 6. Functions | P. | 7 |
| 6. 1 Common Memory | P. | 7 |
| 6. 2 Attribute Memory | P. | 8 |
| 6. 3 Function Table | P. | 9 |
| 7. Card Information Structure (CIS) | P. | 9 |
| 8. Card Control | P. | 12 |
| 8. 1 Reset | P. | 12 |
| 8. 2 Status Register | P. | 12 |
| 8. 3 Write Protect Switch | P. | 12 |
| 8. 4 Identifier Codes | P. | 12 |
| 9. Component Management Register (CMR) | P. | 15 |
| 10. Command Definitions | P. | 17 |
| 10. 1 Query Command | P. | 18 |
| 10. 2 STS Configuration Command | P. | 21 |
| 11. Electrical Specifications | P. | 22 |
| 11. 1 Absolute Maximum Ratings | P. | 22 |
| 11. 2 Recommended Operating Conditions | P. | 22 |
| 11. 3 Capacitance | P. | 22 |
| 11. 4 AC Input/Output Test Conditions | P. | 22 |
| 12. DC Characteristics | P. | 23 |
| 13. AC Characteristics | P. | 25 |
| 13. 1 Common Memory Read Operations | P. | 25 |
| 13. 2 Command Write Operations : Common Memory | P. | 27 |
| 13. 3 Attribute Memory Read Operations | P. | 33 |
| 13. 4 Attribute Memory Write Operations | P. | 34 |
| 13. 5 Power-Up/Power Down | P. | 35 |
| 14. Specification Changes | P. | 36 |
| 15. Other Precautions | P. | 36 |
| 16. External Diagrams | P. | 37 |

3. Block Diagram



F1077E-01

Figure 1. Block Diagram

4. Pin Connections

Table 1. Pin Connections

| PIN No. | SIGNAL | I/O | FUNCTION | ACTIVE | PIN No. | SIGNAL | I/O | FUNCTION | ACTIVE |
|---------|-------------------|-----|-----------------|--------|---------|-------------------|-----|--------------------------|--------|
| 1 | GND | | Ground | | 35 | GND | | Ground | |
| 2 | D ₃ | I/O | Data Bit 3 | | 36 | CD ₁ # | O | Card Detect 1 | LOW |
| 3 | D ₄ | I/O | Data Bit 4 | | 37 | D ₁₁ | I/O | Data Bit 11 | |
| 4 | D ₅ | I/O | Data Bit 5 | | 38 | D ₁₂ | I/O | Data Bit 12 | |
| 5 | D ₆ | I/O | Data Bit 6 | | 39 | D ₁₃ | I/O | Data Bit 13 | |
| 6 | D ₇ | I/O | Data Bit 7 | | 40 | D ₁₄ | I/O | Data Bit 14 | |
| 7 | CE ₁ # | I | Card Enable 1 | LOW | 41 | D ₁₅ | I/O | Data Bit 15 | |
| 8 | A ₁₀ | I | Address Bit 10 | | 42 | CE ₂ # | I | Card Enable 2 | LOW |
| 9 | OE# | I | Output Enable | LOW | 43 | VS ₁ # | O | Voltage Sense 1 | |
| 10 | A ₁₁ | I | Address Bit 11 | | 44 | RFU | | Reserved | |
| 11 | A ₉ | I | Address Bit 9 | | 45 | RFU | | Reserved | |
| 12 | A ₈ | I | Address Bit 8 | | 46 | A ₁₇ | I | Address Bit 17 | |
| 13 | A ₁₃ | I | Address Bit 13 | | 47 | A ₁₈ | I | Address Bit 18 | |
| 14 | A ₁₄ | I | Address Bit 14 | | 48 | A ₁₉ | I | Address Bit 19 | |
| 15 | WE# | I | Write Enable | LOW | 49 | A ₂₀ | I | Address Bit 20 | |
| 16 | RDY/BSY# | O | Ready Busy | LOW | 50 | A ₂₁ | I | Address Bit 21 | |
| 17 | V _{CC} | | Supply Voltage | | 51 | V _{CC} | | Supply Voltage | |
| 18 | V _{PP1} | | Program Voltage | | 52 | V _{PP2} | | Program Voltage | |
| 19 | A ₁₆ | I | Address Bit 16 | | 53 | A ₂₂ | I | Address Bit 22 | |
| 20 | A ₁₅ | I | Address Bit 15 | | 54 | A ₂₃ | I | Address Bit 23 | |
| 21 | A ₁₂ | I | Address Bit 12 | | 55 | A ₂₄ | I | Address Bit 24 | |
| 22 | A ₇ | I | Address Bit 7 | | 56 | A ₂₅ | I | Address Bit 25 | |
| 23 | A ₆ | I | Address Bit 6 | | 57 | VS ₂ # | O | Voltage Sense 2 | |
| 24 | A ₅ | I | Address Bit 5 | | 58 | RESET | I | Reset | HIGH |
| 25 | A ₄ | I | Address Bit 4 | | 59 | RFU | | Reserved | |
| 26 | A ₃ | I | Address Bit 3 | | 60 | RFU | | Reserved | |
| 27 | A ₂ | I | Address Bit 2 | | 61 | REG# | I | Attribute Memory Select | LOW |
| 28 | A ₁ | I | Address Bit 1 | | 62 | BVD ₂ | O | Battery Voltage Detect 2 | |
| 29 | A ₀ | I | Address Bit 0 | | 63 | BVD ₁ | O | Battery Voltage Detect 1 | |
| 30 | D ₀ | I/O | Data Bit 0 | | 64 | D ₈ | I/O | Data Bit 8 | |
| 31 | D ₁ | I/O | Data Bit 1 | | 65 | D ₉ | I/O | Data Bit 9 | |
| 32 | D ₂ | I/O | Data Bit 2 | | 66 | D ₁₀ | I/O | Data Bit 10 | |
| 33 | WP | O | Write Protect | HIGH | 67 | CD ₂ # | O | Card Detect 2 | LOW |
| 34 | GND | | Ground | | 68 | GND | | Ground | |

T1003-01

5. Signal Description

Table 2. Signal Description

| Symbol | I/O | Electrical Interface | Function |
|--------------------------------------|-----|---|---|
| A ₀ -A ₂₅ | I | Pull-down (250kΩ @ V _{cc} =5v) | ADDRESS INPUTS: These are address bus lines which enable direct addressing of memory on the card. Signal A ₀ is not used in word access mode. |
| D ₀ -D ₁₅ | I/O | Pull-down (250kΩ @ V _{cc} =5v) | DATA INPUT/OUTPUT: D ₀ through D ₁₅ constitute the bi-directional data bus. D ₁₅ is the most significant bit. |
| CE ₁ #, CE ₂ # | I | Pull-up (250kΩ @ V _{cc} =5v) | CARD ENABLE 1 & 2: CE ₁ # enables D ₀ -D ₇ , CE ₂ # enables D ₈ -D ₁₅ . |
| OE# | I | Pull-up (250kΩ @ V _{cc} =5v) | OUTPUT ENABLE: Active low signal gating read data from the memory card. |
| WE# | I | Pull-up (250kΩ @ V _{cc} =5v) | WRITE ENABLE: Active low signal gating write data to the memory card. |
| RDY/BSY# | O | | READY/BUSY OUTPUT: Indicates status of internally timed erase or write activities. ID246 series has two types of Ready/Busy output mode; PCMCIA mode and High-Performance mode. In PCMCIA mode, a high output indicates the memory card is ready to accept accesses. A low output indicates that a device in the memory card is busy. In High-Performance mode, the card outputs low when the card is in default state. A high output indicates at least one of flash memory devices in the card comes to be ready to accept accesses. |
| CD ₁ #, CD ₂ # | O | Pull-down 0Ω | CARD DETECT 1 & 2: These signals provide for card insertion detection. The signals are connected to ground internally on the memory card, and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signal pins. |
| WP | O | Low: Pull-down 0Ω High: Pull-up 100kΩ | WRITE PROTECT: Write Protect reflects the status of the Write Protect switch on the memory card. WP set to high = write protected. |
| V _{pp1} , V _{pp2} | | | WRITE / ERASE POWER SUPPLY 1 & 2: |
| V _{cc} | | | CARD POWER SUPPLY: |
| GND | | | GROUND: |
| REG# | I | Pull-up (250kΩ @ V _{cc} =5v) | REGISTER SELECT: Provides access to attribute memory when REG# is low. |
| RESET | I | Pull-down (250kΩ @ V _{cc} =5v) | RESET: Active high signal for placing card in Power-On Default State. |
| BVD ₁ , BVD ₂ | O | Pull-up 100kΩ | BATTERY VOLTAGE DETECT 1 & 2: These signals are pulled high to maintain SRAM card compatibility. |
| VS ₁ #, VS ₂ # | O | VS ₁ #: Pull-down VS ₂ #: N.C. | VOLTAGE SENSE 1 & 2: Notifies the host socket of the CIS's VCC requirements. VS ₁ # is pulled-down to ground when using the standard CIS, that indicate 3.3V operating is available. |
| RFU | | | RESERVED FOR FUTURE USE |

T1172E-01

6. Functions

6.1 Common Memory

6.1.1 Common Memory Architecture

Figure 2 shows common memory architecture of ID246 series flash memory card. Device pair is consisted of two pieces of flash memory devices. Each device has individually erasable and lockable blocks. All blocks are divided into odd bytes and even bytes.

Each device pair and block is selected by address bits. Table 3 shows definitions of address bits.




Figure 2. Common Memory Architecture

Table 3. Address Difinitions

| | |
|---|-------------------------|
| Address Pifinitions | 32MB , 40MB , 48MB |
| Select Even / Odd byte in the byte access mode. | A0 |
| Select address in the block. | A16~A1 (64KB/Block) |
| Select a block. | A21~A17 (32blocks/bank) |
| Select a bank | A22 (2banks/device) |
| Select a device pair. | A25~A23 |

T1173E-01

6. 1. 2 Erase

Erase is executed one block at a time. Erasable block size is 64K bytes in byte access mode and 128K bytes in word access mode.

6. 1. 3 Address Decoding

The higher address area of ID246 series flash memory card which goes beyond common memory area is not decoded in common memory access. It means that the system will access to random memory address of the memory card even if system will try to access to the memory address which exceeds memory capacity of the card. Please do not access to the memory address which goes beyond memory capacity of the card.

As an enhanced function, the memory card enables to output invalid data (either of 0000h or FFFFh) when system will access to the memory address which exceeds memory capacity of the card. Please contact our sales & marketing support to find concrete way of setting.

6. 2 Attribute Memory

Figure 3 shows attribute memory map of ID246 series flash memory card. Attribute memory is contained within the Card Control Logic. Attribute memory contains the Card Information Structure (CIS) and Component Management Registers (CMRs). The CIS contains tuple information and is located at even byte addresses beginning with address 0000h (Please refer to section 7). The standard CIS of ID246 series flash memory card is hardwired and is for read only. As an enhanced function, the hardwired CIS area is switchable to EEPROM so that customer can program required CIS. Please contact our sales & marketing support to find concrete way of setting. The CMRs are located at even byte addresses beginning with address 4000h (Please refer to section 9).




Figure 3. Attribute Memory Map

6.3 Function Table

6.3.1 Common Memory Access

Table 4. Common Memory Access

| Mode | REG# | CE ₂ # | CE ₁ # | A ₀ | OE# | WE# | D ₁₅₋₈ | D ₇₋₀ |
|----------------|------|-------------------|-------------------|----------------|-----|-----|-------------------|------------------|
| Stand-by | X | H | H | X | X | X | High-Z | High-Z |
| Byte Read | H | H | L | L | L | H | High-Z | Even |
| | H | H | L | H | L | H | High-Z | Odd |
| Word Read | H | L | L | X | L | H | Odd | Even |
| Odd Byte Read | H | L | H | X | L | H | Odd | High-Z |
| Byte Write | H | H | L | L | H | L | Don't care | Even |
| | H | H | L | H | H | L | Don't care | Odd |
| Word Write | H | L | L | X | H | L | Odd | Even |
| Odd Byte write | H | L | H | X | H | L | Odd | Don't care |

6.3.2 Attribute Memory Access

Table 5. Attribute Memory Access

| Mode | REG# | CE ₂ # | CE ₁ # | A ₀ | OE# | WE# | D ₁₅₋₈ | D ₇₋₀ |
|----------------|------|-------------------|-------------------|----------------|-----|-----|-------------------|------------------|
| Stand-by | X | H | H | X | X | X | High-Z | High-Z |
| Byte Read | L | H | L | L | L | H | High-Z | Even |
| | L | H | L | H | L | H | High-Z | XX |
| Word Read | L | L | L | X | L | H | XX | Even |
| Odd Byte Read | L | L | H | X | L | H | XX | High-Z |
| Byte Write | L | H | L | L | H | L | Don't care | Even |
| | L | H | L | H | H | L | Don't care | Don't care |
| Word Write | L | L | L | X | H | L | Don't care | Even |
| Odd Byte write | L | L | H | X | H | L | Don't care | Don't care |

TS1059E-02

XX:Output data is invalid.

The standard CIS is for read only. Write operation is only for CMRs and CIS on EEPROM

7. Card Information Structure (CIS)

The CIS is contained within attribute memory (Please refer to section 6.2). Table 6 shows standard CIS tuples, but it is for read only. As an enhanced function, the hardwired CIS area is switchable to EEPROM so that customer can program required CIS. Please contact our sales & marketing support to find concrete way of setting.

Table 6. Standard CIS

| Address | Value | Description | Address | Value | Description |
|---------|-------|--|---------|-------|-----------------------------------|
| 00h | 01h | Device Info (Common Memory) | 46h | 53h | S:Product Info |
| 02h | 04h | Tuple Link | 48h | 48h | H |
| 04h | 57h | Flash Memory | 4Ah | 41h | A |
| 06h | 22h | Access Time 150ns | 4Ch | 52h | R |
| 08h | 7Eh | Capacity | 4Eh | 50h | P |
| | 9Eh | 32MB | 50h | 00h | END TEXT |
| | BEh | 40MB | 52h | 49h | I |
| 0Ah | FFh | 48MB | 54h | 44h | D |
| 0Ah | FFh | End of Tuple | 56h | 32h | 2 |
| 0Ch | 1Ch | Device Info (Common Memory Other Conditions) | 58h | 34h | 4 |
| 0Eh | 05h | Tuple Link | 5Ah | 53h | S |
| 10h | 02h | Conditions 3Vcc | 5Ch | 52h | R |
| 12h | 57h | Flash Memory | 5Eh | 20h | SPACE |
| 14h | 32h | Access Time 250ns | 60h | 00h | END TEXT |
| 16h | 7Eh | Capacity | 62h | 53h | S :Maker Info |
| | 9Eh | 32MB | 64h | 48h | H |
| | BEh | 40MB | 66h | 41h | A |
| 18h | FFh | 48MB | 68h | 52h | R |
| 18h | FFh | End of Tuple | 6Ah | 50h | P |
| 1Ah | 17h | Device Info ID (Attribute Memory) | 6Ch | 20h | SPACE |
| 1Ch | 04h | Tuple Link | 6Eh | 43h | C |
| 1Eh | 1Fh | ROM | 70h | 4Fh | O |
| 20h | 2Ah | Access Time 200ns | 72h | 52h | R |
| 22h | 01h | Capacity 2KB | 74h | 50h | P |
| 24h | FFh | End of Tuple | 76h | 4Fh | O |
| 26h | 1Dh | Device Info ID (Attribute Memory) | 78h | 52h | R |
| 28h | 05h | Tuple Link | 7Ah | 41h | A |
| 2Ah | 02h | Conditions 3Vcc | 7Ch | 54h | T |
| 2Ch | 1Fh | ROM | 7Eh | 49h | I |
| 2Eh | 2Ah | Access Time 200ns | 80h | 4Fh | O |
| 30h | 01h | Capacity 2KB | 82h | 4Eh | N |
| 32h | FFh | End of Tuple | 84h | 00h | END TEXT |
| 34h | 18h | JEDEC Code ID | 86h | FFh | End of Tuple |
| 36h | 02h | Tuple Link | 88h | 1Ah | Configuration Info |
| 38h | B0h | Manufacture Code | 8Ah | 05h | Tuple Link |
| 3Ah | D0h | Device Code | 8Ch | 01h | 2 Bytes Field |
| 3Ch | 00h | End of Tuple | 8Eh | 02h | Last Index of Configuration Table |
| 3Eh | 15h | Version Info Level 1 | 90h | 00h | CMRs Base Adress(LSB) |
| 40h | 23h | Tuple Link | 92h | 40h | CMRs Base Adress(MSB) |
| 42h | 04h | Major Version | 94h | 0Bh | CMR Mask |
| 44h | 01h | Minor Version | 96h | 00h | Null |
| | | | 98h | 1Bh | Configuration Table Entry 1 |

Table 8. Standard CIS (Continued)

| Address | Value | Description |
|---------|-------------------|--|
| 9Ah | 08h | Tuple Link |
| 9Ch | 01h | Index |
| 9Eh | 02h | Vcc & Vpp |
| A0h | 79h | Parameter Selection |
| A2h | 55h | Vcc Voltage 5V |
| A4h | 0Ch | Icc Static |
| A6h | 06h | Icc Average |
| A8h | 06h | Icc Peak |
| AAh | 23h | Icc Powerdown |
| ACh | 1Bh | Configuration Table Entry 2 |
| AEh | 09h | Tuple Link |
| B0h | 02h | Index |
| B2h | 01h | Vcc Onry |
| B4h | 79h | Parameter Selection |
| B6h | B5h | Vcc Voltage 5V |
| B8h | 1Eh | |
| BAh | 0Ch | Icc Static |
| BCh | 7Dh | Icc Average |
| BEh | 7Dh | Icc Peak |
| C0h | 1Bh | Icc Powerdown |
| C2h | 1Eh | Device Geometry |
| C4h | 06h | Tuple Link |
| C6h | 02h | Bus |
| C8h | 11h | Erase |
| CAh | 01h | Read size |
| CCh | 01h | Write size |
| CEh | 01h | Partation: 1block |
| D0h | 01h | Non-interleaved |
| D2h | 20h | Manufacturer ID |
| D4h | 04h | Tuple Link |
| D6h | B0h | Manufacturer Code |
| D8h | 00h | |
| DAh | 0Fh 11h 12h | Manufacturer Info: 32MB 40MB 48MB |
| DCh | 31h | Manufacturer Info: DVO |
| DEh | 21h | Function Identification |
| E0h | 02h | Tuple Link |
| E2h | 01h | Function: MEMORY |
| E4h | 00h | System: None |
| E6h | FFh | End of CIS |

8. Card Control

8.1 Reset

The card is in initial state directly after power-up. But we recommend to do reset operation after power-up to make sure to initialize the card.

During block erase, byte write, or lock-bit configuration modes, an active RESET will abort the operation. RDY/BSY# remains low until the reset operation completes. Memory contents being altered are no longer valid; the data may be partially erased or written. The host must wait after RESET goes to logic-Low (V_{IL}) before it can write another command, as determined by t_{PHWL} .

It is important to assert RESET to the card during a system reset. If a CPU reset occurs without a card reset, the host will not be able to read from the card if that card is in a different mode when the system reset occurs.

For example, if an end-user initiates a host reset when the card is in read status register mode, the host will attempt to read code from the card, but will actually read status register data. Sharp's ID246 Series Flash Memory Card allows proper card reset following a system reset through the use of the RESET input.

8.2 Status Register

Each flash memory device in the card has status register. The status register may be read to determine when a write, block erase, or lock-bits configuration is complete, and whether that operation completed successfully (please refer to Table 7). It may be read at any time by writing the Read Status Register command (70h, 7070h) into the CUI. In word access mode, the status register data of even byte devices are output to D7~0, and the status register data of odd byte devices are output to D15~8.

8.3 Write Protect Switch

The ID246 Series Flash Memory Card has a write protect switch on the back of the card. When the switch is in the write protect position, the card blocks all writes to the common and attribute memory without Card Management Registers region (see Figure 4).

8.4 Read Identifier Codes / Block Status Code

Manufacture Code and Device Code are contained within each flash memory device in the memory card. The identifier code operation is initiated by writing the Read Identifier Codes command (90h, 9090h) into the CUI of each memory device. The specific address of each device is necessary to be selected to read these codes (Table 9).




Figure 4. Write Protect Switch

Table 7(a). Status Register Definition

| WSMS | BESS | ECBLBS | WSBLBS | VPPS | WSS | DPS | R |
|--|------|--------|--------|---|-----|-----|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| <p>SR.7 = WRITE STATE MACHINE STATUS 1 = Ready 0 = Busy</p> <p>SR.6 = BLOCK ERASE SUSPEND STATUS 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed</p> <p>SR.5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS 1 = Error in Erase or Clear Block Lock-Bits 0 = Successful Erase or Clear Block Lock-Bit</p> <p>SR.4 = WRITE AND SET BLOCK LOCK-BIT STATUS 1 = Error in Write or Set Block Lock-Bit 0 = Successful Write or Set Block Lock-Bit</p> <p>SR.3 = VPP STATUS 1 = VPP Low Detect, Operation Abort 0 = VPP OK</p> <p>SR.2 = WRITE SUSPEND STATUS 1 = Write Suspended 0 = Write in Progress/Completed</p> <p>SR.1 = DEVICE PROTECT STATUS 1 = Block Lock-Bit and/or WP# Lock Detected, Operation Abort 0 = Unlock</p> <p>SR.0 = RESERVED FOR FUTURE ENHANCEMENTS</p> | | | | <p>NOTES:</p> <p>Check RY/BY# pin or SR.7 to determine block erase, full chip erase, (multi) word/byte write or block lock-bit configuration completion. SR.6-0 are invalid while SR.7="0"</p> <p>If both SR.5 and SR.4 are "1" after a block erase, full chip erase, (multi) word/byte write, block lock-bit configuration or STS configuration attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of Vpp level. the WSM interrogates and indicates the Vpp level only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. SR.3 is not guaranteed to reports accurate feedback only when VPP=VPPH1.</p> <p>SR.1 does not provide a continuous indication of block lock-bit values. The WSM interrogates block lock-bit, and WP# only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. It informs the system, depending on the attempted operation, If the block lock-bit is set and/or WP# is not VIH. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock-bit status.</p> <p>SR.0 is reserved for future use and should be masked out when polling the status register.</p> | | | |

T1160E-01

Table 7(b). Extended Status Register Definition

| SMS | R | R | R | R | R | R | R |
|---|---|---|---|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| <p>XSR.7 = STATE MACHINE STATUS 1 = Multi Word/byte Write available 0 = Multi Word/byte Write not available</p> <p>XSR.6-0=RESERVED FOR FUTURE ENHANCEMENTS</p> | | | | <p>NOTES:</p> <p>After issue a Multi Word/Byte Write command: XSR.7 indicates that a next Multi Word/Byte Write command is available.</p> <p>XSR.6-0 is reserved for future use and should be masked out when polling the extended status register.</p> | | | |

T1161E-01

Table 8. Identifier Codes / Block Status

| | Select Device-pair A ₂₅ -A ₂₁ | Address in Device A ₂₀ -A ₁ | Even/Odd A ₀ | Data Output D ₇ -D ₀ |
|-----------------------------|--|--|----------------------------|---|
| | | | | 32MB , 40MB , 48MB |
| Manufacture Identifier Code | DPA | 00000h 00001h | 0:Even 1:Odd | B0h |
| Device Identifier Code | DPA | 00002h 00003h | 0:Even 1:Odd | D0h |
| Block Status Code | DPA | X0004h X0005h (X: Select Block) | 0:Even 1:Odd | Block Status Code |
| | | | | D ₀ : 0=Unlocked, 1=Locked D ₁ : 0=Last Erase operation completed successfully 1=Last Erase operation did not completed successfully D ₇ -D ₂ : Reserved |

NOTE: A₀ is ignored in word access mode, and D₁₅-D₈ outputs the Odd byte data.

T1164E-01

DPA: Address as select device pair
 BLKD: Block Lock Configuration Data
 MLKD: Master Lock Configuration Data

9. Component Management Registers (CMR)

Component Management Registers (CMR) are mapped at even byte locations beginning at address 4000h in attribute memory.

9.1 Configuration Option Register (Address:4000h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|--------|----------|-------|-------|-------|-------|-------|-------|
| 4000h | SRESET | Reserved | | | | | | |
| SRESET: 1=Reset State 0=End Reset Cycle | | | | | | | | |

9.2 Card Configuration Register (Address:4002h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|-------|-------|-------|-------|-------|----------|-------|
| 4002h | Reserved | | | | | PWDN | Reserved | |
| PWDN: 1=Power-Down Device pairs that appointed by Sleep Control Register(4118h-411Ah) are in Power-Down. 0=Power-Up | | | | | | | | |

9.3 Socket and Copy Register (Address:4006h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|----------|-------|-------|-----------|-------|-------|-------|
| 4006h | Reserved | Copy No. | | | Soket No. | | | |
| Soket No.: Socket Number Copy No.: Copy Number The card may use to distinguish between similar cards installed in a system. | | | | | | | | |

T1053-01

9.4 Card Status Register (Address:4100h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|-------|-------|--------|-------|-------|-------|-------|---------|
| 4100h | ADM | ADS | SRESET | CMWP | PWDN | CISWP | WP | RDY/BSY |
| ADM: ORed value of the Ready/Busy Mask Register. 1 = Any device is masked. 0 = All Devices are not Masked. ADS: ORed value of the Sleep Control Register. 1 = Any device-pair is Controled power-down by bit.2 of the Card Configuration Register. SRESET: Reflects the bit.7 of the Configuration Option Register. CMWP: Reflects the bit.1 of the Write Protection Register. PWDN: Reflects the bit.2 of the Card Configuration Register. CISWP: Reflects the bit.0 of the Write Protection Register. WP: Indicates the Write Protect Switch status. 1 = Write Protect Switch: ON 1 = Write Protect Switch: OFF RDY/BSY: Reflects the Ready/Busy Status Register. 1 = All devices are READY. 0 = Any device is BUSY. | | | | | | | | |

T1054-01

9.5 Write Protection Register (Address:4104h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|-------|-------|-------|-------|-------|-------|-------|
| 4104h | Reserved | | | | | BLKEN | CMWP | CISWP |
| BLKEN: Block Locking Enable 1 = Enable Block Locking 0 = All Block Unlocked Common Memory Write Protect CMWP: 1 = Common Memory without CIS region in Write Protect Status Common Memory CIS Write Protect CISWP: 1 = Common Memory CIS in Write Protect Status | | | | | | | | |

T1176E-01

9.6 Sleep Control Register (Address:4118h~411Ah)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|----------|--------|--------|--------|--------|--------|-------|
| 411Ah | Reserved | | | | | | | |
| 4118h | Reserved | DEV10/11 | DEV8/9 | DEV6/7 | DEV4/5 | DEV2/3 | DEV0/1 | |
| 1 = Select sleep mode device-pair If set to "1", the corresponding device-pairs are putted into deep power-down mode by PWDN bit of Configuration Status Register. | | | | | | | | |

T1047-01

9.7 Ready/Busy Mask Register (Address:4120h~4122h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|-------|-------|-------|-------|-------|-------|-------|
| 4122h | Reserved | | | | DEV11 | DEV10 | DEV9 | DEV8 |
| 4120h | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | DEV2 | DEV1 | DEV0 |
| 1 = Mask the Rdy/Bsy# The corresponding device's Rdy/Bsy# signals to set bit are ignored for card's RDY/BSY# output. | | | | | | | | |

T1040-01

9.8 Ready/Busy Status Register (Address:4130h~4132h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|-------|-------|-------|-------|-------|-------|-------|
| 4132h | Reserved | | | | DEV11 | DEV10 | DEV9 | DEV8 |
| 4130h | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | DEV2 | DEV1 | DEV0 |
| 1=READY 0=BUSY Each bit indicates the corresponding device's Rdy/Bsy# signal. | | | | | | | | |

T1041-01

9.9 Ready/Busy Mode Register (Address:4140h)

| Address | Bit.7 | Bit.6 | Bit.5 | Bit.4 | Bit.3 | Bit.2 | Bit.1 | Bit.0 |
|---|----------|-------|-------|-------|-------|-------|-------|-------|
| 4140h | Reserved | | | | | | RACK | MODE |
| RACK: Ready Acknowledge Bit Must clear this bit after receiving ready status to prepare for next device's ready transition. MODE: RDY/BSY# Mode 1 = High-Performance Mode 0 = PCMCIA Mode | | | | | | | | |

T1055-01

10. Command Definitions

Device operations are determined by writing specific commands to the Command User Interface. Table 9 defines the commands.

Table 9. Command Definitions

| Command | Note | First Bus Cycle | | | Second Bus Cycle | | |
|--|------|-----------------|---------|----------------------------|------------------|---------|-------------|
| | | Operation | Address | Data | Operation | Address | Data |
| Read Array / Reset | | Write | DA | FFh (FFFFh) | - | - | - |
| Read Identifier Codes | 1 | Write | DA | 90h (9090h) | Read | IA | ID |
| Query | | Write | DA | 98h (9898h) | Read | QA | QD |
| Read Status Register | 2 | Write | DA | 70h (7070h) | Read | DA | SRD |
| Clear Status Register | | Write | DA | 50h (5050h) | - | - | - |
| Full Chip Erase Setup/Confirm | | Write | DA | 30h (3030h) | Write | DA | D0H |
| Word/Byte Write | 3 | Write | WA | 40h (4040h) or 10h (1010h) | Write | WA | WD |
| Multi Word/Byte Write Setup/Confirm | 4 | Write | WA | E8h (E8E8h) | Write | WA | N-1 |
| Block Erase | 3 | Write | BA | 20h (2020h) | Write | BA | D0h (D0D0h) |
| Block Erase and Word/Byte Write Suspend | 3 | Write | DA | B0h (B0B0h) | - | - | - |
| Block Erase and Word/Byte Write Resume | 3 | Write | DA | D0h (D0D0h) | - | - | - |
| Set Block Lock-Bit | | Write | BA | 60h (6060h) | Write | BA | 01h (0101h) |
| Clear Block Lock-Bit | | Write | DA | 60h (6060h) | Write | DA | D0h (D0D0h) |
| STS Configuration Level-Mode for Erase and Write (RY/BY# Mode) | | Write | DA | B8h (B8B8h) | Write | DA | 00h (0000h) |
| STS Configuration Pulse-Mode for Erase | | Write | DA | B8h (B8B8h) | Write | DA | 01h (0101h) |
| STS Configuration Pulse-Mode for Write | | Write | DA | B8h (B8B8h) | Write | DA | 02h (0202h) |
| STS Configuration Pulse-Mode for Erase and Write | | Write | DA | B8h (B8B8h) | Write | DA | 03h (0303h) |

T1150E-01

| | |
|-----------------------------------|--------------------------------|
| Address | Data |
| IA =Identifier code Address | ID =Identifier Codes |
| WA =Write Address | WD =Write Data |
| BA =Block Address | SRD =Data from Status Register |
| DA =Device Address | QA =Query Offset Address |
| QD =Data read from Query database | |

Note:

1. Following the Read Identifier Codes command, read operations access manufacture, device, block status codes.
2. Status Register may be read to determine when a write, block erase, or lock bit configuration is complete, and whether that operation completed successfully.
3. If the block is locked, block erase or write operations are disabled.
4. Following the Third Bus Cycle, inputs the write address and write data of 'N'+1 times. Finally, input the confirm command 'D0H'.

10. 1 Query Command

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in Table 11-15 retrieve the critical information to write, erase and otherwise control the flash component.

In word mode, D₈-D₁₅ output the Query data of odd Byte Devices.

Table 10. Example of Query Structure Output

| Mode | Offset Address | | Output | |
|----------|---|---------------------|---------------------------------|--------------------------------|
| | (A ₆ - A ₁) | A ₀ | D ₁₅ -D ₈ | D ₇ -D ₀ |
| X8 mode | A ₆ , A ₅ , A ₄ , A ₃ , A ₂ , A ₁ 1, 0, 0, 0, 0, 0 (20H) | 0 = Even 1 = Odd | High-Z | "Q" |
| | 1, 0, 0, 0, 0, 1 (21H) | | High-Z | "Q" |
| | 1, 0, 0, 0, 1, 0 (22H) | | High-Z | "R" |
| | 1, 0, 0, 0, 1, 1 (23H) | | High-Z | "R" |
| X16 mode | A ₆ , A ₅ , A ₄ , A ₃ , A ₂ 1, 0, 0, 0, 0 (10H) | X | "Q" | "Q" |
| | 1, 0, 0, 0, 1 (11H) | | "R" | "R" |

T1152E-01

10. 1. 1 Block Status Register

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7=1). If block erase or full chip erase operation is finished irregularly, block erase status bit will be set to "1", this block is invalid.

Table 11. Query Block Status Register

| Offset (Word Address) | Length | Description |
|-----------------------|--------|--|
| (BA+2)H | 01H | Block Status Register D0 : Block Lock Configuration 0=Block is unlocked 1=Block is locked D1 : Block Erase Status 0=Last erase operation completed successfully 1=Last erase operation not completed successfully D2-7: Reserved for future use |

NOTE: 1.BA=The beginning of a Block Address.

T1153E-01

10. 1. 2 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, It indicates which version of the spec and which Vendor-specified command set(s) is(are) supported.

Table 12. CFI Query Identification String

| Offset (Word Address) | Length | Description |
|-----------------------|--------|--|
| 10H,11H,12H | 03H | Query Unique ASCII string "QRY" 51H,52H,59H |
| 13H,14H | 02H | Primary Vendor Command Set and Control Interface ID Code 01H,00H (SCS ID Code) |
| 15H,16H | 02H | Address for Primary Algorithm Extended Query Table 31H,00H (SCS Extended Query Table Offset) |
| 17H,18H | 02H | Alternate Vendor Command Set and Control Interface ID Code 0000H (0000H means that no alternate exists) |
| 19H,1AH | 02H | Address for Alternate Algorithm Extended Query Table 0000H (0000H means that no alternate exists) |

T1154E-01

10. 1. 3 System Interface Information

The following device information can be useful in optimizing system interface software.

Table 13. System Information String

| Offset (Word Address) | Length | Description |
|-----------------------|--------|--|
| 1BH | 01H | V _{CC} Logic Supply Minimum Write/Erase voltage 27H (2.7V) |
| 1CH | 01H | V _{CC} Logic Supply Maximum Write/Erase voltage 55H (5.5V) |
| 1DH | 01H | V _{PP} Programming Supply Minimum Write/Erase voltage 27H (2.7V) |
| 1EH | 01H | V _{PP} Programming Supply Maximum Write/Erase voltage 55H (5.5V) |
| 1FH | 01H | Typical Timeout per Single Byte/Word Write 03H (2 ³ =8 usec) |
| 20H | 01H | Typical Timeout for Maximum Size Buffer Write (32 Bytes) 03H (2 ⁶ =64 usec) |
| 21H | 01H | Typical Timeout per Individual Block Erase 0AH (0AH=10 , 2 ¹⁰ =1024 msec) |
| 22H | 01H | Typical Timeout for Full Chip Erase 0FH (0FH=15 , 2 ¹⁵ =32768 msec) |
| 23H | 01H | Maximum Timeout per Single Byte/Word Write, 2 ^N times of typical 04H (2 ⁴ =16 , 8 usec x16=128 usec) |
| 24H | 01H | Maximum Timeout Maximum Size Buffer Write, 2 ^N times of typical 04H (2 ⁴ =16 , 64 usec x16=1024 usec) |
| 25H | 01H | Maximum Timeout per Individual Block Erase, 2 ^N times of typical 04H (2 ⁴ =16 , 1024 msec x16=16384 msec) |
| 26H | 01H | Maximum Timeout for Full Chip Erase, 2 ^N times of typical 04H (2 ⁴ =16 , 32768 msec x16=524288 msec) |

T1155E-01

10. 1. 4 Device Geometry Definition

This field provides critical details of the flash device geometry.

Table 14. Device Geometry Definition

| Offset (Word Address) | Length | Description |
|-----------------------|--------|---|
| 27H | 01H | Device Size 15H (15H=21, 2 ²¹ =2097152=2M Bytes) |
| 28H, 29H | 02H | Flash Device Interface description 02H,00H (x8/x16 supports x8 and x16 via BYTE#) |
| 2AH, 2BH | 02H | Maximum Number of Bytes in Multi word/byte write 05H,00H (2 ⁵ =32 Bytes) |
| 2CH | 01H | Number of Erase Block Regions within device 01H (symmetrically blocked) |
| 2DH, 2EH | 02H | The Number of Erase Blocks 1FH,00H (1FH=31 ==>31+1=32 Blocks) |
| 2FH, 30H | 02H | The Number of "256 Bytes" cluster in a Erase block 00H,01H (0100H=256 ==>256 Bytes x 256=64K Bytes in a Erase Block) |

T1156E-01

10. 1. 5 SCS OEM Specific Extended Query Table

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific Query table(s) may be used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

Table 15. SCS OEM Specific Extended Query Table

| Offset (Word Address) | Length | Description |
|-----------------------|----------|---|
| 31H,32H,33H | 03H | PRI 50H, 52H, 49H |
| 34H | 01H | 31H (1) Major Version Number , ASCII |
| 35H | 01H | 30H (0) Minor Version Number, ASCII |
| 36H, 37H, 38H, 39H | 04H | 0FH, 00H, 00H, 00H Optional Command support bit0=1 : Chip Erase Supported bit1=1 : Suspend Erase Supported bit2=1 : Suspend Write Supported bit3=1 : Lock/Unlock Supported bit4=0 : Queued Erase Not Supported bit5-31=0 : reserved for future use |
| 3AH | 01H | 01H Supported Functions after Suspend bit0=1 : Write Supported after Erase Suspend bit1-7=0 : reserved for future use |
| 3BH, 3CH | 02H | 03H, 00H Block Status Register Mask bit0=1 : Block Status Register Lock Bit [BSR.0] active bit1=1 : Block Status Register Valid Bit [BSR.1] active bit2-15=0 : reserved for future use |
| 3DH | 01H | V _{cc} Logic Supply Optimum Write/Erase voltage (highest performance) 50H (5.0V) |
| 3EH | 01H | V _{pp} Programming Supply Optimum Write/Erase voltage (highest performance) 50H (5.0V) |
| 3FH | reserved | Reserved for future versions of the SCS Specification |

T1157E-01

10.2 STS Configuration Command

The RDY/BSY# pin can be configured to different states using the STS Configuration command. Once the RDY/BSY# pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or card is reset. Upon initial power-up and after exit from deep power-down mode, the RDY/BSY# pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS high indicates that the WSM is ready for a new operation.

To reconfigure the RDY/BSY# pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate configurations are all pulse mode for use as a system interrupt.

Table 16. STS Configuration Coding Description

| Configuration Bits | Effects |
|--------------------|---|
| 00H | Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition. |
| 01H | Set STS pin to pulsed output signal for specific erase operation. In this mode, STS provides low pulse at the completion of Block Erase, Full Chip Erase and Clear Block Lock-bit operation. |
| 02H | Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (multi) Byte Write and Set Block Lock-bit operation. |
| 03H | Set STS pin to pulsed output signal for specific write and erase operation. STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Configuration operations. |

T1158E-01

Table 17. Write Protection Alternatives

| Operation | Block Lock-Bit | BLKEN bit of Write Protection Register | Effect |
|--------------------------------------|----------------|--|---|
| Block Erase, (Multi) Word/Byte Write | 0 | X | Block Erase and (Multi) Word/Byte Write Enabled. |
| | 1 | 1 | Block is Locked. Block Erase and (Multi) Word/Byte Write Disabled. |
| | | 0 | Block Lock-Bit Override. Block Erase and (Multi) Word/Byte Write Enabled. |
| Full Chip Erase | 0,1 | 1 | All unlocked blocks are erased, locked blocks are not erased. |
| | X | 0 | All Block Lock-Bit Disabled. |
| Set Block Lock-Bit | X | 1 | Set Block Lock-Bit Disabled. |
| | | 0 | Set Block Lock-Bit Enabled. |
| Clear Block Lock-Bits | X | 1 | Clear Block Lock-Bit Disabled. |
| | | 0 | Clear Block Lock-Bit Enabled. |

T1159E-01

11. Electrical Specifications

11.1 Absolute Maximum Ratings

| PARAMETER | NOTE | SYMBOL | RATING | UNIT |
|-----------------------|------|-----------|--------------------------------|------|
| Supply Voltage | 2 | V_{CC} | -0.3 to 6.0 | V |
| Program Voltage | 2 | V_{PP} | -0.2 to 7.0 | V |
| Input Voltage | 2 | V_{IN} | -0.3 to $V_{CC}+0.3$ (Max:6.0) | V |
| Operating Temperature | 1 | T_{OPR} | 0 to 60 | °C |
| Storage Temperature | | T_{STG} | -20 to 65 | °C |

T1165E-01

NOTES:

1. Operating temperature is for commercial product defined by this specification.
2. All specified voltages are with respect to GND. During transitions, this level may undershoot to -2.0v for periods <20ns or overshoot to $V_{CC}+2.0v$ for periods <20ns.

11.2 Recommended Operating Conditions

| PARAMETER | NOTE | SYMBOL | MIN | MAX | UNIT |
|-----------------------|------|-----------|------|------|------|
| Supply Voltage | | V_{CC1} | 3.0 | 3.6 | V |
| | | V_{CC2} | 4.75 | 5.25 | V |
| | | V_{CC3} | 4.5 | 5.5 | V |
| Program Voltage | | V_{PP1} | 3.0 | 3.6 | V |
| | | V_{PP2} | 4.5 | 5.5 | V |
| Operating Temperature | | T_{OPR} | 0 | 60 | °C |


T1177E-01

11.3 Capacitance

$T_a=25^{\circ}C, f=1MHz$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITION |
|--------------------------|----------|-----|-----|-----|------|----------------|
| Input Capacitance | C_{IN} | - | 15 | - | pF | $V_{IN}=0.0V$ |
| Input/Output Capacitance | C_{IO} | - | 25 | - | pF | $V_{OUT}=0.0V$ |

11.4 AC Input/Output Test Conditions



FC1070E-01

Figure 5. Transient Input/Output Reference Waveform

Figure 5 shows Input/Output level and test level for AC test. Input rise and fall times (10% to 90%) < 10ns.

12. DC Characteristics

(Ta = 0 to 60°C)

| PARAMETER | SYM-BOL | NO-TE | Densi-ty | Vcc=3.3V±0.3V | | Vcc=5V±5% Vcc=5V±10% | | UNIT | TEST CONDITION |
|--|--|-------|----------|---------------|--------|-------------------------|-------|------|---|
| | | | | MIN | MAX | MIN | MAX | | |
| Input Low Voltage | V _{IL} | 1 | | | 0.3Vcc | | 1.5 | V | |
| Input High Voltage | V _{IH} | 1 | | 0.7Vcc | | 3.5 | | V | |
| Input Low Current | -I _{IL1} | 2 | | | ± 2.0 | | ± 2.0 | μ A | V _I = 0V |
| | -I _{IL2} | 3 | | 2.0 | 30.0 | 8.0 | 60.0 | μ A | V _I = 0V |
| Input High Current | I _{IH1} | 3 | | | ± 2.0 | | ± 2.0 | μ A | V _I = Vcc |
| | I _{IH2} | 2 | | 2.0 | 30.0 | 8.0 | 60.0 | μ A | V _I = Vcc |
| Output Low Voltage | V _{OL1} | 4,5 | | | - | | 0.4 | V | I _{OL} = 6mA |
| | | | | | 0.4 | | - | V | I _{OL} = 3mA |
| Output High Voltage | V _{OH1} | 4 | | - | | 4.0 | | V | I _{OH} = -3mA |
| | | | | Vcc-0.5 | | - | | V | I _{OH} = -1.5mA |
| | V _{OH2} | 5 | | - | | 4.0 | | V | I _{OH} = -6mA |
| | | | | Vcc-0.5 | | - | | V | I _{OH} = -3mA |
| Vcc Stand-by Current | I _{CCS} | 6 | 32MB | | 821 | | 845 | μ A | CE ₁ #,CE ₂ #=Vcc |
| | | | 40MB | | 1025 | | 1045 | μ A | A ₀ -A ₂₅ =GND |
| | | | 48MB | | 1225 | | 1245 | μ A | I _{OUT} =0mA |
| Vcc Deep Power-Down Current | I _{CCD} | 6 | 32MB | | 141 | | 162 | μ A | RESET=Vcc |
| | | | 40MB | | 171 | | 192 | μ A | CE ₁ #,CE ₂ #=Vcc |
| | | | 48MB | | 201 | | 222 | μ A | A ₀ -A ₂₅ =GND |
| Vcc Read Current | I _{CCR} | 6 | | | 65 | | 129 | mA | CE ₁ #,CE ₂ #=GND |
| Vcc Word Write or Set Lock-Bit Current | I _{CCW} | 6,8 | | | 35.1 | | - | mA | V _{PP} =3.3V±0.3V |
| | | | | | 35.1 | | 71.1 | mA | V _{PP} =5.0V±10% |
| Vcc Block Erase or Clear Lock-Bit Current | I _{CCE} | 6,8 | | | 35.1 | | - | mA | V _{PP} =3.3V±0.3V |
| | | | | | 35.1 | | 61.1 | mA | V _{PP} =5.0V±10% |
| VccWord Write or Block Erase Suspend Current | I _{CCWS} I _{CCES} | 6 | | | 13.1 | | 21.1 | mA | |
| Vcc Lockout Voltage | V _{LKO} | | | 2.0 | | 2.0 | | V | |

(Continue to next page)

T1166E-01

DC Characteristics (Continued)

(Ta = 0 to 60°C)

| PARAMETER | SYMBOL | NOTE | Density | Vcc=3.3V±0.3V | | Vcc=5V±5% Vcc=5V±10% | | UNIT | TEST CONDITION | | |
|---|--|------|-----------------------|---------------|-------|-------------------------|-------|------|-------------------------------|---|----|
| | | | | MIN | MAX | MIN | MAX | | | | |
| V _{pp} Stand-by or Read Current | I _{PPS} I _{PPR} | 6 | 32MB | | ± 120 | | ± 120 | μ A | V _{pp} ≤ Vcc | | |
| | | | 40MB | | ± 150 | | ± 150 | μ A | | | |
| | | | 48MB | | ± 180 | | ± 180 | μ A | | | |
| | | | V _{pp} > Vcc | | 6 | 32MB | | 1.6 | | - | mA |
| | | | | | | 40MB | | 2.0 | | - | mA |
| | | | | | | 48MB | | 2.4 | | - | mA |
| V _{pp} Deep Power-Down Current | I _{PPD} | 6 | 32MB | | 40 | | 40 | μ A | | | |
| | | | 40MB | | 50 | | 50 | μ A | | | |
| | | | 48MB | | 60 | | 60 | μ A | | | |
| V _{pp} Word Write or Set Lock-Bit Current | I _{PPW} | 6,8 | | | 160.2 | | - | mA | V _{pp} = 3.3V ± 0.3V | | |
| | | | | | 160.0 | | 160.2 | mA | V _{pp} = 5.0V ± 10% | | |
| V _{pp} Block Erase or Clear Lock-Bit Current | I _{PPe} | 6,8 | | | 80.2 | | - | mA | V _{pp} = 3.3V ± 0.3V | | |
| | | | | | 80.0 | | 80.2 | mA | V _{pp} = 5.0V ± 10% | | |
| V _{pp} Word Write or Block Erase Suspend Current | I _{PPWS} I _{PPES} | 6 | 32MB | | 490 | | 490 | μ A | V _{pp} ≤ Vcc | | |
| | | | 40MB | | 520 | | 520 | μ A | | | |
| | | | 48MB | | 550 | | 550 | μ A | | | |
| | | | V _{pp} > Vcc | | 6 | 32MB | | 1.6 | | - | mA |
| | | | | | | 40MB | | 2.0 | | - | mA |
| | | | | | | 48MB | | 2.4 | | - | mA |
| V _{pp} Lockout Voltage | V _{PPLK} | 7,8 | | | 1.5 | | 1.5 | V | | | |

T1167E-01

NOTE:

1. These parameters are applied to all input pins and all input/output pins in input mode.
2. These parameters are applied to A₀-A₂₅ and D₀-D₁₅ in input mode and RESET.
3. These parameters are applied to CE₁#, CE₂#, WE#, OE# and REG#.
4. These parameters are applied to RDY/BSY#.
5. These parameters are applied to D₀-D₁₅ in output mode.
6. All currents are in RMS unless otherwise notes.
7. Block erase, word/byte write, and lock-bit configurations are inhibited when V_{pp} ≤ V_{PPLK}, and guaranteed in the V_{pp} Voltage is V_{PP1}, or V_{PP2}.
8. Sampled.

13. AC Characteristics

Testing Conditions :

- 1) Input Pulse Level : 1.5 to 3.5V (@Vcc=5V±5%, Vcc=5V±10%)
0 to 3.0V (@Vcc=3.3±0.3V)
- 2) Input Rise/Fall Time : 10ns
- 3) Input/Output Timing Reference Level : 2.5V (@Vcc=5V±5%, Vcc=5V±10%)
1.5V (@Vcc=3.3V±0.3V)
- 4) Output Load : 1TTL+100pF (@Vcc=5V±5%, Vcc=5V±10%)
(including scope and jig capacitance) 1TTL+50pF (@Vcc=3.3V±0.3V)

13.1 Common Memory Read Operations

(Ta = 0 to 60°C)

| PARAMETER | SYMBOL | | Vcc=3.3V ± 0.3V | | Vcc=5V ± 5% | | Vcc=5V ± 10% | | Unit |
|--------------------------------------|--------------------|----------------------|-----------------|-----|-------------|-----|--------------|-----|------|
| | IEEE | PCMCIA | MIN | MAX | MIN | MAX | MIN | MAX | |
| Read Cycle Time | t _{AVAV} | t _{cR} | 250 | - | 150 | - | 160 | - | ns |
| Address Access Time | t _{AVQV} | t _{a(A)} | - | 250 | - | 150 | - | 160 | |
| CE# Access Time | t _{ELQV} | t _{a(CE)} | - | 250 | - | 150 | - | 160 | |
| OE# Access Time | t _{GLQV} | t _{a(OE)} | - | 125 | - | 75 | - | 80 | |
| Output Disable Time from CE1#,CE2# * | t _{EHQZ} | t _{dis(CE)} | - | 100 | - | 75 | - | 80 | |
| Output Disable Time from OE# * | t _{GHQZ} | t _{dis(OE)} | - | 100 | - | 75 | - | 80 | |
| Output Enable Time from CE1#,CE2# | t _{ELQNZ} | t _{en(CE)} | 5 | - | 5 | - | 5 | - | |
| Output Enable Time from OE# | t _{GLQNZ} | t _{en(OE)} | 5 | - | 5 | - | 5 | - | |
| Data Valid Time from Address Change | | t _{v(A)} | 0 | - | 0 | - | 0 | - | |

*:Time until output becomes floating. (The output voltage is not defined.)

T1043-01




Figure 6. AC Waveforms for Read Operations

- Note) 1. WE# = "HIGH", during a read cycle.
 2. Either "HIGH" or "LOW" in diagonal areas.
 3. The output data becomes valid when last interval, $t_a(A)$, $t_a(CE)$ or $t_a(OE)$ have concluded.

13.2 Command Write Operations : Common Memory

13.2.1 WE# Controlled Write Operations

(V_{CC}=3.3V±0.3V, T_a=0 to 60°C)

| PARAMETER | SYMBOL | | CONDITION | V _{CC} =3.3V±0.3V | | Unit |
|--|--------------------|--------------------------|----------------------------|----------------------------|------|------|
| | IEEE | PCMCIA | | MIN | MAX | |
| Write Cycle Time | t _{AVAV} | t _{cw} | | 250 | - | ns |
| Address Setup Time | t _{AVWL} | t _{su} (A) | | 30 | - | ns |
| Write Recovery Time | t _{WHAX} | t _{rec} (WE) | | 30 | - | ns |
| Data Setup Time for WE# | t _{DVWH} | t _{su} (D-WEH) | | 80 | - | ns |
| Data Hold Time | t _{WHDX} | t _h (D) | | 30 | - | ns |
| OE# Hold Time from WE# | t _{WHGL} | t _h (OE-WE) | | 120 | - | ns |
| CE# Setup Time for WE# | t _{ELWH} | t _{su} (CE-WEH) | | 180 | - | ns |
| Address Setup Time for WE# | t _{AVWH} | t _{su} (A-WEH) | | 180 | - | ns |
| Write Pulse Width | t _{WLWH} | t _w (WE) | | 150 | - | ns |
| WE# High to RDY/BSY# going Low | t _{WHRL} | | | - | 140 | ns |
| RESET Recovery Time | t _{PHWL} | | | 1 | - | μs |
| V _{PP} Setup Time | t _{VPWH} | | | 180 | - | ns |
| V _{PP} Hold Time | t _{QVVL} | | | 0 | - | ns |
| Word/Byte Write Time | t _{WHQV1} | | V _{PP} =3.3V±0.3V | - | 250 | μs |
| | | | V _{PP} =5V±10% | - | 180 | μs |
| Block Erase Time | t _{WHQV2} | | V _{PP} =3.3V±0.3V | - | 16.5 | s |
| | | | V _{PP} =5V±10% | - | 10.9 | s |
| Set Lock-Bit Time | t _{WHQV3} | | V _{PP} =3.3V±0.3V | - | 250 | μs |
| | | | V _{PP} =5V±10% | - | 180 | μs |
| Clear Block Lock-Bits Time | t _{WHQV4} | | V _{PP} =3.3V±0.3% | - | 10.0 | s |
| | | | V _{PP} =5V±10% | - | 10.0 | s |
| Word/Byte Suspend Latency Time to Read | t _{WHRH1} | | V _{PP} =3.3V±0.3% | - | 10.0 | μs |
| | | | V _{PP} =5V±10% | - | 9.3 | μs |
| Erase Suspend Latency Time to Read | t _{WHRH2} | | V _{PP} =3.3V±0.3% | - | 21.1 | μs |
| | | | V _{PP} =5V±10% | - | 17.2 | μs |

T1168E-01

(V_{CC}=5V±5%, V_{CC}=5V±10%, Ta = 0 to 60°C)

| PARAMETER | SYMBOL | | CONDITION | V _{CC} =5V±5% | | V _{CC} =5V±10% | | Unit |
|--|--------------------|--------------------------|-------------------------|------------------------|------|-------------------------|------|------|
| | IEEE | PCMCIA | | MIN | MAX | MIN | MAX | |
| Write Cycle Time | t _{AVAV} | t _{cw} | | 150 | - | 150 | - | ns |
| Address Setup Time | t _{AVWL} | t _{su} (A) | | 20 | - | 20 | - | ns |
| Write Recovery Time | t _{WHAX} | t _{rec} (WE) | | 20 | - | 20 | - | ns |
| Data Setup Time for WE# | t _{DVWH} | t _{su} (D-WEH) | | 50 | - | 50 | - | ns |
| Data Hold Time | t _{WHDX} | t _h (D) | | 20 | - | 20 | - | ns |
| OE# Hold Time from WE# | t _{WHGL} | t _h (OE-WE) | | 80 | - | 80 | - | ns |
| CE# Setup Time for WE# | t _{ELWH} | t _{su} (CE-WEH) | | 100 | - | 100 | - | ns |
| Address Setup Time for WE# | t _{AVWH} | t _{su} (A-WEH) | | 100 | - | 100 | - | ns |
| Write Pulse Width | t _{WLWH} | t _w (WE) | | 80 | - | 80 | - | ns |
| WE# High to RDY/BSY# going Low | t _{WHRL} | | | - | 140 | - | 140 | ns |
| RESET Recovery Time | t _{PHWL} | | | 1 | - | 1 | - | μs |
| V _{PP} Setup Time | t _{VPWH} | | | 100 | - | 100 | - | ns |
| V _{PP} Hold Time | t _{QVVL} | | | 0 | - | 0 | - | ns |
| Word/Byte Write Time | t _{WHQV1} | | V _{PP} =5V±10% | - | 120 | - | 120 | μs |
| Block Erase Time | t _{WHQV2} | | V _{PP} =5V±10% | - | 7.5 | - | 7.5 | s |
| Set Lock-Bit Time | t _{WHQV3} | | V _{PP} =5V±10% | - | 120 | - | 120 | μs |
| Clear Block Lock-Bits Time | t _{WHQV4} | | V _{PP} =5V±10% | - | 10 | - | 10 | s |
| Word/Byte Suspend Latency Time to Read | t _{WHRH1} | | V _{PP} =5V±10% | - | 7.0 | - | 7.0 | μs |
| Erase Suspend Latency Time to Read | t _{WHRH2} | | V _{PP} =5V±10% | - | 13.1 | - | 13.1 | μs |

T1169E-01




Figure 7. AC Waveforms for Write Operations (WE# Controlled)

Note) While the data signal is in output mode, do not apply an opposite phase input signal.

13. 2. 2 CE# Controlled Write Operations

(V_{CC}=3.3V±0.3V, T_a = 0 to 60°C)

| PARAMETER | SYMBOL | | CONDITION | V _{CC} =3.3V±0.3V | | Unit |
|--|--------------------|--------------------------|----------------------------|----------------------------|------|------|
| | IEEE | PCMCIA | | MIN | MAX | |
| Write Cycle Time | t _{AVAV} | t _{cw} | | 250 | - | ns |
| Address Setup Time | t _{AVEL} | t _{su} (A) | | 30 | - | ns |
| Write Recovery Time | t _{EHAX} | t _{rec} (CE) | | 30 | - | ns |
| Data Setup Time for CE# | t _{DVEH} | t _{su} (D-CEH) | | 60 | - | ns |
| Data Hold Time | t _{EHDX} | t _h (D) | | 30 | - | ns |
| OE# Hold Time from CE# | t _{EHGL} | t _h (OE-CE) | | 120 | - | ns |
| WE# Setup Time for CE# | t _{WLEH} | t _{su} (WE-CEH) | | 180 | - | ns |
| Address Setup Time for CE# | t _{AVEH} | t _{su} (A-CEH) | | 180 | - | ns |
| Write Pulse Width | t _{ELEH} | t _w (CE) | | 150 | - | ns |
| CE# High to RDY/BSY# going Low | t _{EHRL} | | | - | 140 | ns |
| RESET Recovery Time | t _{PHEL} | | | 1 | - | μs |
| V _{PP} Setup Time | t _{VPEH} | | | 180 | - | ns |
| V _{PP} Hold Time | t _{QVVL} | | | 0 | - | ns |
| Word/Byte Write Time | t _{EHQV1} | | V _{PP} =3.3V±0.3V | - | 250 | μs |
| | | | V _{PP} =5V±10% | - | 180 | μs |
| Block Erase Time | t _{EHQV2} | | V _{PP} =3.3V±0.3V | - | 16.5 | s |
| | | | V _{PP} =5V±10% | - | 10.9 | s |
| Set Lock-Bit Time | t _{EHQV3} | | V _{PP} =3.3V±0.3V | - | 250 | μs |
| | | | V _{PP} =5V±10% | - | 180 | μs |
| Clear Block Lock-Bits Time | t _{EHQV4} | | V _{PP} =3.3V±0.3V | - | 10 | s |
| | | | V _{PP} =5V±10% | - | 10 | s |
| Word/Byte Suspend Latency Time to Read | t _{EHRH1} | | V _{PP} =3.3V±0.3V | - | 10.0 | μs |
| | | | V _{PP} =5V±10% | - | 9.3 | μs |
| Erase Suspend Latency Time to Read | t _{EHRH2} | | V _{PP} =3.3V±0.3V | - | 21.1 | μs |
| | | | V _{PP} =5V±10% | - | 17.2 | μs |

T1170E-01

(V_{CC}=5V ±5%, V_{CC}=5V ±10%, T_a=0 to 60°C)

| PARAMETER | SYMBOL | | CONDITION | V _{CC} =5V ±5% | | V _{CC} =5V ±10% | | Unit |
|--|--------------------|--------------------------|--------------------------|-------------------------|------|--------------------------|------|------|
| | IEEE | PCMCIA | | MIN | MAX | MIN | MAX | |
| Write Cycle Time | t _{AVAV} | t _{cw} | | 150 | - | 150 | - | ns |
| Address Setup Time | t _{AVEL} | t _{su} (A) | | 20 | - | 20 | - | ns |
| Write Recovery Time | t _{EHAX} | t _{rec} (CE) | | 20 | - | 20 | - | ns |
| Data Setup Time for CE# | t _{DVEH} | t _{su} (D-CEH) | | 50 | - | 50 | - | ns |
| Data Hold Time | t _{EHDX} | t _h (D) | | 20 | - | 20 | - | ns |
| OE# Hold Time from CE# | t _{EHGL} | t _h (OE-CE) | | 80 | - | 80 | - | ns |
| WE# Setup Time for CE# | t _{WLEH} | t _{su} (WE-CEH) | | 100 | - | 100 | - | ns |
| Address Setup Time for CE# | t _{AVEH} | t _{su} (A-CEH) | | 100 | - | 100 | - | ns |
| Write Pulse Width | t _{ELEH} | t _w (CE) | | 80 | - | 80 | - | ns |
| CE# High to RDY/BSY# going Low | t _{EHRH} | | | - | 140 | - | 140 | ns |
| RESET Recovery Time | t _{PHL} | | | 1 | - | 1 | - | μs |
| V _{PP} Setup Time | t _{VPEH} | | | 100 | - | 100 | - | ns |
| V _{PP} Hold Time | t _{QVVL} | | | 0 | - | 0 | - | ns |
| Word/Byte Write Time | t _{EHQV1} | | V _{PP} =5V ±10% | - | 120 | - | 120 | μs |
| Block Erase Time | t _{EHQV2} | | V _{PP} =5V ±10% | - | 7.5 | - | 7.5 | s |
| Set Lock-Bit Time | t _{EHQV3} | | V _{PP} =5V ±10% | - | 120 | - | 120 | μs |
| Clear Block Lock-Bits Time | t _{EHQV4} | | V _{PP} =5V ±10% | - | 10 | - | 10 | s |
| Word/Byte Suspend Latency Time to Read | t _{EHRH1} | | V _{PP} =5V ±10% | - | 7.0 | - | 7.0 | μs |
| Erase Suspend Latency Time to Read | t _{EHRH2} | | V _{PP} =5V ±10% | - | 13.1 | - | 13.1 | μs |

T1171E-01




Figure 8. AC Waveforms for Write Operations (CE# Controlled)

Note) While the data signal is in output mode, do not apply an opposite phase input signal.

13.3 Attribute Memory Read Operation


(Ta=0~60°C)

| PARAMETER | SYMBOL | | Vcc=3.3V ± 0.3V | | Vcc=5V ± 10% | | Unit |
|--------------------------------------|-------------|---------------|-----------------|-----|--------------|-----|------|
| | IEEE | PCMCIA | MIN | MAX | MIN | MAX | |
| Read Cycle Time | t_{AVAV} | t_{cR} | 600 | — | 300 | — | ns |
| Address Access Time | t_{AVQV} | $t_a(A)$ | — | 600 | — | 300 | |
| CE# Access Time | t_{ELQV} | $t_a(CE)$ | — | 600 | — | 300 | |
| OE# Access Time | t_{GLQV} | $t_a(OE)$ | — | 300 | — | 150 | |
| Output Disable Time from CE1#,CE2# * | t_{EHQZ} | $t_{dis}(CE)$ | — | 150 | — | 100 | |
| Output Disable Time from CE# | t_{GHQZ} | $t_{dis}(OE)$ | — | 150 | — | 100 | |
| Output Disable Time from CE1#,CE2# | t_{ELQNZ} | $t_{en}(CE)$ | 5 | — | 5 | — | |
| Output Disable Time from OE# | t_{GLQNZ} | $t_{en}(OE)$ | 5 | — | 5 | — | |
| Data Valid Time from Address Change | | $t_v(A)$ | 0 | — | 0 | — | |

*: Time until becomes floating. (The output voltage is not defined)

T1056-01

Note) When the CIS constructed by EEPROM, this card requires 5V voltage for Vcc.



F1009-02

Figure 9. Attribute Memory Read Operation


13. 4 Attribute Memory Write Operation

(Ta=0~60°C)

| PARAMETER | SYMBOL | | Vcc=3.3V ± 0.3V | | Vcc=5V ± 10% | | Unit |
|----------------------------|------------|-----------------|-----------------|-----|--------------|-----|------|
| | IEEE | PCMCIA | MIN | MAX | MIN | MAX | |
| Write Cycle Time | t_{AVAV} | t_{cw} | 600 | — | 250 | — | ns |
| Address Setup Time | t_{AVWL} | $t_{su}(A)$ | 50 | — | 30 | — | ns |
| Write Recovery Time | t_{WHAX} | $t_{rec}(WE)$ | 70 | — | 30 | — | ns |
| Data Setup Time | t_{DVWH} | $t_{su}(D-WEH)$ | 150 | — | 80 | — | ns |
| Data Hold Time | t_{WHDX} | $t_h(D)$ | 70 | — | 30 | — | ns |
| Address Setup Time for WE# | t_{AVWH} | $t_{su}(A-WEH)$ | 350 | — | 180 | — | ns |
| Write Pulse Width | t_{WLWH} | $t_w(WE)$ | 300 | — | 150 | — | ns |
| Setup Time for OE# | t_{GHWL} | $t_{su}(OE-WE)$ | 35 | — | 10 | — | ns |
| Hold Time for OE# | t_{WHGL} | $t_h(OE-WE)$ | 35 | — | 10 | — | ns |
| Setup Time for CE# | t_{ELWH} | $t_{su}(CE)$ | 0 | — | 0 | — | ns |
| Hold Time for CE# | t_{GHEH} | $t_h(CE)$ | 35 | — | 20 | — | ns |

T1057-01

Note) When the CIS constructed by EEPROM, this card requires 5V voltage for Vcc.



F1057-01

Figure 10. Attribute Memory Write Operation

13.5 Power-Up/Power Down

| PARAMETER | SYMBOL | NOTES | MIN | MAX | UNITS |
|---|--------------------------|-------|--------------|------------|---------------|
| | PCMCIA | | | | |
| CE# Signal Level ($0.0V < V_{CC} < 2.0V$) | V_i (CE) | 1 | 0 | V_{iMAX} | V |
| CE# Signal Level ($2.0V < V_{CC} < V_{IH}$) | | 1 | $V_{CC}-0.1$ | V_{iMAX} | V |
| CE# Signal Level ($V_{IH} < V_{CC}$) | | 1 | V_{IH} | V_{iMAX} | V |
| CE# Setup Time | $t_{su}(V_{CC})$ | — | 20 | — | ms |
| RESET Setup Time | $t_{su}(\text{RESET})$ | — | 20 | — | ms |
| CE# Recover Time | $t_{rec}(V_{CC})$ | — | 1.0 | — | μs |
| V _{CC} Rising Time | t_{pr} | 2 | 0.1 | 300 | ms |
| V _{CC} Falling Time | t_{pf} | 2 | 3.0 | 300 | ms |
| RESET Width | $t_w(\text{RESET})$ | — | 10 | — | μs |
| RESET Width | $t_h(\text{Hi-Z RESET})$ | — | 1 | — | ms |
| RESET Width | $t_s(\text{Hi-Z RESET})$ | — | 0 | — | ms |

NOTES:

- V_{iMAX} means Absolute Maximum Voltage for input in the period of $0.0V < V_{CC} < 2.0V$, V_i (CE#) is only $0.00V - V_{iMAX}$
- The t_{pr} and t_{pf} are defined as "linear waveforms" in the period of 10% to 90%, or vice-versa. Even if the waveform is not a "linear waveform," its rising and falling time must meet this specification.




Figure 11. Power-Up/Down Timing

14. Specification Changes



This datasheet is for ID246 series product overview, and final specifications will be submitted for qualification of the memory card. Please note that contents of this datasheet may be revised without announcement beforehand. Please do NOT finalize a system design with this information.

15. Other Precautions

- Permanent damage occurs if the memory card is stressed beyond Absolute Maximum Ratings. Operation beyond the Recommended Operating Conditions is not recommended and extended exposure beyond the Recommended Operating Conditions may affect device reliability.
- Writing to the memory card can be prevented by switching on the write protect switch on the end of the memory card.
- Avoid allowing the memory card connectors to come in contact with metals and avoid touching the connectors, as the internal circuits can be damaged by static electricity.
- Avoid storing in direct sunlight, high temperatures (do not place near heaters or radiators), high humidity and dusty areas.
- Avoid subjecting the memory card to strong physical abuse. Dropping, bending, smashing or throwing the card can result in loss of function.
- When the memory card is not being used, return it to its protective case.
- Do not allow the memory card to come in contact with fire.

SHARP

16. External Diagrams



| | | | | | | |
|------------|----------|----------------------------|--------|---------|-----------------------|-------------|
| APPLICABLE | | SCALE | UNIT | △ | | |
| | | 1/1 | mm | △ | 1997.9.12 All revised | soeki |
| THICKNESS | | MATERIAL | FINISH | CH. | DATE | REVISE |
| | | | | | | |
| DATE | 1997.9.8 | Card Business Project Team | | | NAME | |
| DESIGN | DRAW | TRACE | CHECK | APPROVE | MEMORY CARD | |
| S. Sasaki | | | | | EXTERNAL DIAGRAM | |
| | | SHUKUYAMA IC GROUP | | | PCMCIA Rel. 2.0 TYPE1 | |
| | | SHARP CORPORATION | | | DRAWING NO. | IMC026-A103 |