

Integrated Circuits Group

ID246 Series Flash Memory Card

(Model Numbers: ID246xxx)

Spec No.: CPS0008E-001

ID246 SERIES PRODUCT OVERVIEW

Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.

- (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2). even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

SHARP

- Audiovisual equipment
- · Home appliances
- · Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - · Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

1.	IntroductionP.	3
2.	Features P.	3
3.	Block DiagramP.	4
4.	Pin ConnectionsP.	5
5.	Signal DescriptionP.	6
6.	FunctionsP.	7
	6. 1 Common Memory P.	7
	6. 2 Attribute MemoryP.	8
	6. 3 Function TableP.	9
7.	Card Information Structure (CIS)P.	9
8.	Card Control P.	12
	8. 1 ResetP.	12
	8. 2 Status RegisterP.	12
	8. 3 Write Protect SwitchP.	12
	8. 4 Identifier CodesP.	12
9.	Component Management Register (CMR)P.	15
10	. Command DefinitionsP.	17
	10. 1 Query Command P.	18
	10. 2 STS Configuration CommandP.	21
11	. Electrical SpecificationsP.	22
	11. 1 Absolute Maximum RatingsP.	22
	11. 2 Recommended Operating ConditionsP.	22
	11. 3 CapacitanceP.	22
	11. 4 AC Input/Output Test ConditionsP.	22
` 12	. DC CharacteristicsP.	23
13	AC Characteristics	25
	13. 1 Common Memory Read OperationsP.	25
	13. 2 Command Write Operations : Common MemoryP.	27
	13. 3 Attribute Memory Read OperationsP.	33
	13. 4 Attribute Memory Write OperationsP.	34
	13. 5 Power-Up/Power DownP.	35
14	. Specification Changes	36
15	. Other PrecautionsP.	36
16	. External DiagramsP.	37

1. Introduction

This datasheet is for SHARP's ID246 series flash memory card. This datasheet provides all AC and DC characteristics (including timing waveforms) and a convenient reference for the device command set and the card's integrated registers(including the Flash Memory's status registers). This datasheet provides description of the methods which are very helpful for customer to use the card.

Flash Memory Card

2. Features

- 2.1 Type
- 2.2 Overview

		ID246Pxx	ID246Rxx	ID246Sxx			
Common	Byte	32Mbyte	40Mbyte	48Mbyte			
Memory Capacity	Word	16Mword	20Mword	24Mword			
Device		LH28F032SKD 8devices	LH28F032SKD 10devices	LH28F032SKD 12devices			
Attribute Memory 2Kbyte Capasity (Note:standard CIS is not writable)							
Supply Voltage		Vcc=5V / Vpp=5V, Vcc=3.3V / Vpp=3.3V,5V					
Access tin	ne	150ns(@Vcc=5v) 250ns(@Vcc=3.3v)					
Erase Unit		64K word blocks					
Program/E Cycles	Erase	100,000cycles/Block					
External Dimensior	15	· · · · · · · · · · · · · · · · · · ·	PCMCIA Type 1 54.0× 85.6× 3.3mm				
				T1162E-01			

2.3 Interface

2.4

2.5

2.6

- Parallel I/O Interface
- Function Table See Function Table in page. 9
- Pin Connections See Pin Connections in page. 5

Type of Connector Conforms to PCMCIA PC Card Standard 95 Card Use Connector

- Card connector: JC20-J68S-NB3 by JAE or
 - FCN-568J068-G/0 by Fujitsu or

ICM-C68S-TS13-5035A by JST

2.7Operating Temperature0 to 60°C2.8Storage Temperature-20 to 65°C

2.9 Not designed for rated radiation hardened.

ID246 SERIES PRODUCT OVERVIEW

3. Block Diagram D<15:0> A<25:0> REG# CE1# Control CE2# Logic WE# VPP2 VCC VPP1 VCC OE# Flash Memory Flash Memory RDY/BSY# WP# CE# ◀ WP# Data Data RESET CE# Add * * * Add WE# WE# RP# RP# OE# OE# STS STS h гħ VCC VCC ♠ VCC VPP2 VPP1 ſ Flash Memory Flash Memory WP WP# Data Data WP# 0 WP# ← CE# ← CE# Add Add Q WE# RP# RP# WE# OE# OE# STS STS $\pi\pi$ $\overline{}$ rh, BVD1, BVD2 vcc ♠ VPP2 VPP1 VCC VCC VCC ₽ VPP1 Flash Memory Flash Memory VPP2 WP# Data Data WP# CE# Add Add CE# RP# RP# WE# WE# STS OE# STS OE# CD1#, CD2# $\overline{}$ \mathcal{H} GND $T \Pi$ VS1# VS2# OPEN 1 F1077E-01 Figure 1. Block Diagram

4. Pin Connections

Table 1. Pin Connections

PIN No.	SIGNAL	1/0	FUNCTION	ACTIVE	PIN No.	SIGNAL	1/0	FUNCTION	ACTIVE
1	GND		Ground		35	GND		Ground	
2	D3	I/O	Data Bit 3		36	CD1#	0	Card Detect 1	LOW
3	D₄	1/0	Data Bit 4		37	Du	1/0	Data Bit 11	
4	D5	I/O	Data Bit 5		38	D12	1/0	Data Bit 12	
5	D6	1/0	Data Bit 6		39	Dı3	1/0	Data Bit 13	
6	D7	I/O	Data Bit 7		40	D14	I/O	Data Bit 14	
7	CE1#	Ι	Card Enable 1	LOW	41	D15	I/O	Data Bit 15	
8	A10	I	Address Bit 10		42	CE2#	I	Card Enable 2	LOW
9	OE#	I	Output Enable	LOW	43	VS1#	0	Voltage Sense 1	
10	An	I	Address Bit 11		44	RFU		Reserved	
11	A9	I	Address Bit 9		45	RFU		Reserved	
12	A8	Ι	Address Bit 8		46	A17	I	Address Bit 17	
13	A13	I	Address Bit 13		47	A 18	I	Address Bit 18	
14	A14	I	Address Bit 14		48	A 19	I	Address Bit 19	
15	WE#	I	Write Enable	LOW	49	A 20	Ι	Address Bit 20	
16	RDY/BSY#	0	Ready Busy	LOW	50	A21	I	Address Bit 21	
17	Vcc		Supply Voltage		51	Vcc		Supply Voltage	
18	Vpp1		Program Voltage		52	V pp2		Program Voltage	
19	A16	I	Address Bit 16		53	A 22	I	Address Bit 22	
20	A15	Ι	Address Bit 15		54	A 23	I	Address Bit 23	
21	A12	I	Address Bit 12		55	A24	I	Address Bit 24	
22	A7	Ι	Address Bit 7		56	A25	Ι	Address Bit 25	
23	A6	Ι	Address Bit 6		57	VS2#	0	Voltage Sense 2	
24	As	I	Address Bit 5		58	RESET	Ι	Reset	HIGH
25	A4	I	Address Bit 4		59	RFU		Reserved	
26	Аз	Ι	Address Bit 3		60	RFU		Reserved	
27	A2	I	Address Bit 2		61	REG#	Ι	Atribute Memory Select	LOW
28	Aı	I	Address Bit 1		62	BVD ₂	0	Battery Voltage Detect 2	
29	Ao	I	Address Bit 0		63	BVDı	0	Battery Voltage Detect 1	
30	D₀	I/O	Data Bit 0		64	D8	I/O	Data Bit 8	
31	Dı	I/O	Data Bit 1		65	D9	I/O	Data Bit 9	
32	D2	I/O	Data Bit 2	-	66	D10	I/O	Data Bit 10	
33	WP	0	Write Protect	HIGH	67	CD2#	0	Card Detect 2	LOW
34	GND		Ground		68	GND		Ground	

T1003-01

5. Signal Description

Table 2.	Signal	Description
----------	--------	-------------

Symbol	I/O	Electrical Interface	Function
A0-A25	I	Pull-down (250kΩ@Vcc=5v)	ADDRESS INPUTS: These are address bus lines which enable direct addressing of memory on the card. Signal A_0 is not used in word access mode.
Do-D15	1/0	Pull-down (250kΩ@Vcc=5v)	DATA INPUT/OUTPUT: Do through D15 constitute the bi-directional data bus. D15 is the most significant bit.
CE1#,CE2#	I	Pull-up (250kΩ@Vcc=5v)	CARD ENABLE 1 & 2: CE1# enables D0-D7, CE2# enables D8-D15.
OE#	I	Pull-up (250kΩ@Vcc=5v)	OUTPUT ENABLE: Active low signal gating read data from the memory card.
WE#	Ι	Pull-up (250kΩ@Vcc=5v)	WRITE ENABLE: Active low signal gating write data to the memory card.
RDY/BSY#	0		READY/BUSY OUTPUT: Indicates status of internally timed erase or write activities. ID246 series has two types of Ready/Busy output mode; PCMCIA mode and High-Performance mode. In PCMCIA mode, a high output indicates the memory card is ready to accept accesses. A low output indicates that a device in the memory card is busy. In High-Performance mode, the card outputs low when the card is in default state. A high output indicates at least one of flash memory devices in the card comes to be ready to accept accesses.
CD1#, CD2#	0	Pull-down 0Ω	CARD DETECT 1 & 2: These signals provide for card insertion detection. The signals are connected to ground internally on the memory card, and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signal pins.
WP	0	Low:Pull-down 0Ω High:Pull-up 100kΩ	WRITE PROTECT: Write Protect reflects the status of the Write Protect switch on the memory card. WP set to high = write protected.
Vpp1,Vpp2			WRITE / ERASE POWER SUPPLY 1 & 2:
Vcc			CARD POWER SUPPLY:
GND			GROUND:
REG#	I	Pull-up (250kΩ@Vcc=5v)	REGISTER SELECT: Provides access to attribute memory when REG# is low.
RESET	I	Pull-down (250kΩ@Vcc=5v)	RESET: Active high signal for placing card in Power-On Default State.
BVD1, BVD2	0	Pull-up 100kΩ	BATTERY VOLTAGE DETECT 1 & 2: These signals are pulled high to maintain SRAM card compatibility.
VS1#, VS2#	0	VS1#: Pull-down VS2#: N.C.	VOLTAGE SENSE 1 & 2: Notifies the host socket of the CIS's VCC requirements.VS1# is pulled- down to ground when using the standard CIS, that indicate 3.3V operating is available.

6. Functions

- 6.1 Common Memory
- 6. 1. 1 Common Memory Architecture

Figure 2 shows common memory architecture of ID246 series flash memory card. Device pair is consisted of two pieces of flash memory devices. Each device has individually erasable and lockable blocks. All blocks are divided into odd bytes and even bytes.

Each device pair and block is selected by address bits. Table 3 shows definitions of address bits.



Figure 2. Common Memory Architecture

Table 3. Address Difinitions

Address Pifinitions	32MB, 40MB, 48MB
Select Even / Odd byte in the byte access mode.	A0
Select address in the block.	A16~A1 (64KB/Block)
Select a block.	A21~A17 (32blocks/bank)
Select a bank	A22 (2banks/device)
Select a device pair.	A25~A23

T1173E-01

6.1.2 Erase

Erase is executed one block at a time. Erasable block size is 64K bytes in byte access mode and 128K bytes in word access mode.

6.1.3 Address Decoding

The higher address area of ID246 series flash memory card which goes beyond common memory area is not decoded in common memory access. It means that the system will access to random memory address of the memory card even if system will try to access to the memory address which exceeds memory capacity of the card. Please do not access to the memory address which goes beyond memory capacity of the card.

As an enhanced function, the memory card enables to output invalid data (either of 0000h or FFFFh) when system will access to the memory address which exceeds memory capacity of the card. Please contact our sales & marketing support to find concrete way of setting.

6.2 Attribute Memory

Figure 3 shows attribute memory map of ID246 series flash memory card. Attribute memory is contained within the Card Control Logic. Attribute memory contains the Card Information Structure (CIS) and Component Management Registers (CMRs). The CIS contains tuple information and is located at even byte addresses beginning with address 0000h (Please refer to section 7). The standard CIS of ID246 series flash memory card is hardwired and is for read only. As an enhanced function, the hardwired CIS area is switchable to EEPROM so that customer can program required CIS. Please contact our sales & marketing support to find concrete way of setting. The CMRs are located at even byte addresses beginning with address 4000h (Please refer to section 9).



Figure 3. Attribute Memory Map

6.3 Function Table

6.3.1 Common Memory Access

Table 4. Common Memory Access

Mode	REG#	CE ₂ #	CE ₁ #	A ₀	OE#	WE#	D ₁₅₋₈	D ₇₋₀
Stand-by	X	H	Н	Х	X	Х	High-Z	High-Z
Puto Dood	Н	Н	L	L	L	Н	High-Z	Even
Dyle Read	Н	H	L	Н	L	Н	High-Z	Odd
Word Read	Н	L	L	Х	L	H	Odd	Even
Odd Byte Read	Н	L	Н	Х	L	Н	Odd	High-Z
Dute Write	H	H	L	L	H	L	Don't care	Even
Dyle wille	Н	Н	L	Н	H	L	Don't care	Odd
Word Write	Н	L	L	Х	H	L	Odd	Even
Odd Byte write	Н	L	H	Х	Н	L	Odd	Don't care

6.3.2 Attribute Memory Access

Table 5. Attribute Memory Access

Mode	REG#	CE ₂ #	CE ₁ #	A ₀	OE#	WE#	D ₁₅₋₈	D ₇₋₀
Stand-by	X	H	Н	X	X	X	High-Z	High-Z
Date Deed	L	Н	L	L	L	Н	High-Z	Even
Byte Read	L	H	L	Н	L	Н	High-Z	XX
Word Read	L	L	L	Х	L	Н	XX	Even
Odd Byte Read	L	L	Н	Х	L	Н	XX	High-Z
	L	Н	L	L	Н	L	Don't care	Even
byle while	L	H	L	Н	H	L	Don't care	Don't care
Word Write	L	L	L	Х	Н	L	Don't care	Even
Odd Byte write	L	L	Н	Х	Н	L	Don't care	Don't care

TS1059E-02

XX:Output data is invalid.

The standard CIS is for read only. Write operation is only for CMRs and CIS on EEPROM

7. Card Information Structure (CIS)

The CIS is contained within attribute memory (Please refer to section 6.2). Table 6 shows standard CIS tuples, but it is for read only. As an enhanced function, the hardwired CIS area is switchable to EEPROM so that customer can program required CIS. Please contact our sales & marketing support to find concrete way of setting.

Table 6. Standard CIS										
Address	Value	Description] [Address	Value	Description				
00h	01h	Device Info (Common Memory)] [46h	53h	S:Product Info				
02h	04h	Tuple Link] [48h	48h	Н				
04h	57h	Flash Memory] [4Ah	41h	А				
06h	22h	Access Time 150ns] [4Ch	52h	R				
		Capacity] [4Eh	50h	Р				
08h	7Eh	32MB		50h	00h	END TEXT				
	BEh	48MB		52h	49h	1				
0Ah	FFh	End of Tuple	1 [54h	44h	D				
		Device Info (Common Memory	1 [56h	32h	2				
0Ch	lCh	Other Conditions)		58h	34h	4				
0Eh	05h	Tuple Link] [5Ah	53h	S				
10h	02h	Conditions 3Vcc] [5Ch	52h	R				
12h	57h	Flash Memory -] [5Eh	20h	SPACE				
14h	32h	Access Time 250ns] [60h	00h	END TEXT				
		Capacity] [62h	53h	S :Maker Info				
16h	7Eh	32MB		64h	48h	Н				
	BEh	48MB		66h	41h	Α				
18h	FFh	End of Tuple	11	68h	52h	R				
		Device Info ID	1 [6Ah	50h	Р				
1Ah	17h	(Attribute Memory)		6Ch	20h	SPACE				
lCh	04h	Tuple Link	1	6Eh	43h	С				
1Eh	1Fh	ROM] [70h	4Fh	0				
20h	2Ah	Access Time 200ns		72h	52h	R				
22h	01h	Capacity 2KB]	74h	50h	Р				
24h	FFh	End of Tuple		76h	4Fh	0				
26h	1Dh	Device Info ID		78h	52h	R				
		(Attribute Memory)	┤╎	7Ah	41h	A				
28h	05h	Tuple Link		7Ch	54h	Τ				
2Ah	02h	Conditions 3Vcc	╡╏	7Eh	49h	I				
2Ch	IFh	ROM		80h	4Fh	0				
2En	2An	Access Time 200ns		82h	4Eh					
30h		Capacity 2KB	$\left \right $	84h	UUh	END IEXI				
32n	105	End of Tuple	$\left\{ \right\}$	86h	FFh	End of Tuple				
34n	180	Tuple Link	┨╿	88h	IAh	Configuration Into				
30N	U2n	Tuple Link	┥╽	8Ah	05h	Lupie Link				
38h	BOP	Manufacture Code	┨╽	8Ch	01h	2 Bytes Field				
3A0	DUN	End of Tuple	┨╏	8Eh	02h	Last index of Configuration Table				
255	152	Version Info Level 1	┨╏	90h	00h	CMDa Dasa Adress(LSD)				
3E0 405	100 226	Tunie Link	┥╿	92h	40h	CMR Mask				
4011	2311 04h	Major Version	$\left\{ \right\}$	94n						
4211	011	Minor Version	┥╽			Null				
44n	UIN	Minor version		98h	IBh	Configuration Table Entry 1				

а - ч

. .

Address	Value	Description
9Ah	08h	Tiple Link
9Ch	Olh	Index
9Eh	02h	Vcc & Vpp
A0h	79h	Parameter Selection
A2h	55h	Vcc Voltage 5V
A4h	0Ch	Icc Static
A6h	06h	Icc Average
A8h	06h	Icc Peak
AAh	23h	Icc Powerdown
ACh	1Bh	Configuration Table Entry 2
AEh	09h	Tuple Link
B0h	02h	Index
B2h	Olh	Vcc Onry
B4h	79h	Parameter Selection
B6h	B5h	Vcc Voltage 5V
B8h	1Eh	
BAh	0Ch	Icc Static
BCh	7Dh	Icc Average
BEh	7Dh	Icc Peark
C0h	1Bh	Icc Powerdown
C2h	1Eh	Device Geometry
C4h	06h	Tuple Link
C6h	02h	Bus
C8h	11h	Erase
CAh	01h	Read size
CCh	01h	Write size
CEh	01h	Partation: 1block
D0h	Olh	Non-interleaved
D2h	20h	Manufacturer ID
D4h	04h	Tuple Link
D6h	BOh	Manufactures Code
D8h	OOh	
		Manufacturer Info:
DAh	0Fh 11⊾	32MB
	11n 12h	48MB
DCh	31h	Manufacturer Info: DVO
DEh	21h	Function Identification
E0h	02h	Tuple Link
E2h	01h	Function: MEMORY
E4h	00h	System: None
E6h	FFh	End of CIS
1		

Table 8. Standard CIS (Continued)

8. Card Control

8.1 Reset

The card is in initial state directly after power-up. But we recommend to do reset operation after power-up to make sure to initialize the card.

During block erase, byte write, or lock-bit configuration modes, an active RESET will abort the operation. RDY/BSY# remains low until the reset operation completes. Memory contents being altered are no longer valid; the data may be partially erased or written. The host must wait after RESET goes to logic-Low (V_{IL}) before it can write another command, as determined by tPHWL.

It is important to assert RESET to the card during a system reset. If a CPU reset occurs without a card reset, the host will not be able to read from the card if that card is in a different mode when the system reset occurs.

For example, if an end-user initiates a host reset when the card is in read status register mode, the host will attempt to read code from the card, but will actually read status register data. Sharp's ID246 Series Flash Memory Card allows proper card reset following a system reset through the use of the RESET input.

8.2 Status Register

Each flash memory device in the card has status register. The status register may be read to determine when a write, block erase, or lock-bits configuration is complete, and whether that operation completed successfully (please refer to Table 7). It may be read at any time by writing the Read Status Register command (70h, 7070h) into the CUI. In word access mode, the status register data of even byte devices are output to D7~0, and the status register data of odd byte devices are output to D15~8.

8.3 Write Protect Switch

The ID246 Series Flash Memory Card has a write protect switch on the back of the card. When the switch is in the write protect position, the card blocks all writes to the common and attribute memory without Card Management Registers region (see Figure 4).

8.4 Read Identifier Codes / Block Status Code

Manufacture Code and Device Code are contained within each flash memory device in the memory card. The identifier code operation is initiated by writing the Read Identifier Codes command (90h, 9090h) into the CUI of each memory device. The specific address of each device is necessary to be selected to read these codes (Table 9).



Figure 4. Write Protect Switch



Table 7(a).	Status Registe	er Definition					
WSMS	BESS	ECBLBS	WSBLBS	VPPS	WSS	DPS	R
7	6	5	4	3	2	1	0
SR.7 = WRITI 1 = Ready 0 = Busy SR.6 = BLOC 1 = Block 0 = Block SR.5 = ERASI	E STATE MAC K ERASE SUS Erase Suspende Erase in Progre E AND CLEAR	PEND STATUS SS/Completed BLOCK LOC	S S K-BITS	NOTES: Check RY/BY# pin or SR.7 to determine block erase, full chip erase, (multi) word/byte write or block lock-bit configuration completion. SR.6-0 are invalid while SR.7="0" If both SR.5 and SR.4 are "1"safter a block erase, full chip erase,(multi) word/bite write, block lock-bit configuration of STS configuration attempt, an improper command sequence			
STATC 1 = Error i 0 = Succes SR.4 = WRITT 1 = Error i 0 = Succes SR 3 - Vrg ST	JS n Erase or Clea isful Erase or C E AND SET BL n Write or Set I isful Write or Set CATUS	r Block Lock-B lear Block Lock LOCK LOCK-B Block Lock-Bit et Block Lock-I	lits c-Bit SIT STATUS Bit	SR.3 does not level. the WSN after block era: block lock-bit not guaranteed VPP/=VPPH1.	provide a contin 1 interrogates a se, full chip era configuration co to reports accu	nuous indication nd indicates the se, (multi) word ommand sequen rate feedback o	n of VPP 2 VPP level only d/byte write or nces. SR.3 is nly when
1 = VPP Lc $0 = VPP Ol$ $SR.2 = WRITT$ $1 = Write$ $0 = Write$	bw Detect, Oper K E SUSPEND ST Suspended in Progress/Con	ration Abort FATUS npleted		SR.1 does not lock-bit values WP# only afte: word/byte writ sequences. Itin attempted oper is not VIH. Rea	provide a contin . The WSM into t block erase, fu e or block lock forms the system ation, If the blo ding the block	nuous indication errogates block all chip erase, (i -bit configuration m, depending o bock lock-bit is s lock configurat	n of block lock-bit, and multi) on command n the et and/or WP# ion codes after
SR.1 = DEVIC $1 = Block$ $Operat$ $0 = Unlock$ $SR.0 = RESEF$	CE PROTECT S Lock-Bit and/or tion Abort C RVED FOR FU	TATUS WP# Lock De	writing the Rea lock-bit status. SR.0 is reserve when polling th	nd Identifier Co d for future use ne status registe	des command i e and should be er.	ndicates block masked out	

T1160E-01

Table 7(b). Extended Status Register Definition

SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
				NOTES:			
XSR.7 = STA 1 = Multi 0 = Multi	TE MACHINE Word/byte Writ Word/byte Writ	STATUS e available e not available		After issue a M indicates that a available.	Aulti Word/Byte a next Multi Wor	Write commar rd/Byte Write o	nd: XSR.7 command is
XSR.6-0=RES	ERVED FOR F	UTURE ENH	ANCEMENTS	XSR.6-0 is res out when polli	erved for future ng the extended	use and should status register.	l be masked
	• • • • • • • • • • • • • • • • •						T1161E-01



	Select Device-pair	Address in Device	Even/Odd	Data Output D_7 - D_0
	A ₂₅ -A ₂₁	A ₂₀ -A ₁	A _o	32MB, 40MB, 48MB
Manufacture Identifier Code	DPA	00000h 00001h	0:Even 1:Odd	B0h
Device Identifier Code	DPA	00002h 00003h	0:Even 1:Odd	D0h
				Block Status Code
Block Status Code	DPA	X0004h X0005h (X: Select Block)	0:Even 1:Odd	D ₀ : 0=Unlocked, 1=Locked D ₁ : 0=Last Erase operation completed successfully 1=Last Erase operation did not completed successfully D ₇ -D ₂ : Reserved

Table 8. Identifier Codes / Block Status

NOTE: A_0 is ignored in word access mode, and D_{15} - D_8 outputs the Odd byte data.

DPA: Address as select device pair BLKD: Block Lock Configuration Data MLKD: Master Lock Configuration Data T1164E-01

9. Component Management Registers (CMR)

Component Management Registers (CMR) are mapped at even byte locations beginning at address 4000h in attribute memory.

9.1 Configuration Option Register (Address:4000h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
4000h	SRESET				Reserved			
	SRESET:	1=Reset State 0=End Reset Cycle						

9.2 Card Configuration Register (Address:4002h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
4002h		-	Reserved			PWDN	Rese	erved
	PWDN:	1=Power-D Device pair Down. 0=Power-U	own rs that apoint Jp	ed by Sleep	Control Reg	gister(4118h-4	11Ah) are in	n Power-

9.3 Socket and Copy Register (Address:4006h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0		
4006h	Reserved		Copy No.		Soket No.					
	Soket No.: Socket Number Copy No.: Copy Number									
	The card ma	ay use to dis	tinguish betv	veen similar	cards install	ed in a syste	m.			

T1053-01

9.4 Card Status Register (Address:4100h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
4100h	ADM	ADS	SRESET	CMWP	PWDN	CISWP	WP	RDY/BSY
	ADM:	ORed value	of the Read	y/Busy Masl	c Register.			
		1 = Any dev	vice is maske	d. 0 = All	Devices are	not Masked.		
	ADS:	ORed value	of the Sleep	Control Re	gister.			
		1 = Any dev	vice-pair is C	Controled por	wer-down by	bit.2 of the	Card Confi	guration
		Register.						
	SRESET:	Reflects the	bit.7 of the	Configuratio	on Option Re	gister.		
	CMWP:	Reflects the	bit.1 of the	Write Protec	tion Registe	r.		
	PWDN:	Reflects the	bit.2 of the	Card Config	uration Regi	ster.		
	CISWP:	Reflects the	bit.0 of the	Write Protec	tion Registe	г.		
	WP:	Indicates th	e Write Prote	ect Switch st	atus.			
		1 = Write P	rotect Switch	n: ON 1 = V	Vrite Protect	Switch: OFF	7	
RDY/BSY: Reflects the Ready/Busy Status Register.								
1 = All devices are READY. 0 = Any device is BUSY.								
				· · · · · · · · · · · · · · · · · · ·				T1054-01

SHARP ID246 SERIES PRODUCT OVERVIEW

			· · · · · · · · · · · · · · · · · · ·						
9. 5	Write Prote	ction Regis	ter (Addres	s:4104h)					
	Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
	4104h		L	Reserved	<u> </u>	A	BLKEN	CMWP	CISWP
		BLKEN:	Block Lock	ing Enable				<u>.</u>	•
			1 = Enable	Block Locki	ng $0 = A$	ll Block Unl	ocked		
		CMWP:	1 = Common	on Memory v	vithout CIS	region in Wri	ite Protect St	atus	
			Common M	femory CIS	Write Protec	t			
		CISWP:	1 = Commo	on Memory C	CIS in Write	Protect Statu	IS		T117/E 01
9.6	Sleen Cont	rol Register	(Address:	1118b-411	1 h)				111/62-01
9.0	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit.2	Bit.1	Bit.0
	411Ah	2		1 2	Res	erved	L		L
	41186	Dece	rued	DEV10/11	DEV80	DEV6/7	DEV4/5	DEV2/3	DEV0/1
	41100	Kese	1- Salact cl	DEVI0/11		DLV0//	DLV4JJ		DEVOIT
			If set to "1" by PWDN	, the correspondence bit of Configu	onding devic uration Statu	e-pairs are pu s Register.	atted into dee	p power-dov	wn mode
	L								Ť1047-01
9. 7	Ready/Busy	y Mask Re <u>c</u>	jister (Addr	ess:4120h~	4122h)				
	Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
	4122h		Rese	erved		DEV11	DEV10	DEV9	DEV8
	4120h	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
			1 = Mask The corresp RDY/BSY#	the Rdy/Bsy# oonding devic # output.	‡ ce's Rdy/Bsy	# signals to :	set bit are ig	nored for car	rd's
9. 8	Ready/Busy	y Status Re	gister (Add	ress:4130h	~4132h)			<u> </u>	T1040-01
	Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
	4132h		Rese	erved		DEV11	DEV10	DEV9	DEV8
	4130h	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
			1=READY	0=BUS	L Y	1		· · · · ·	
			Each bit inc	licates the co	rresponding	device's Rdy	/Bsy# signal	-	
9. 9	Ready/Busy	/ Mode Rec	ister (Addr	ess:4140h)					T1041-01
	Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0
	4140h			Rese	rved	· · · · ·		RACK	MODE
		RACK	Ready Ack	nowledge Bit					
			Must clear t	his bit after r	eceiving rea	dy status to p	repare for ne	ext device's r	eady
		1000	transition.						
		MODE:	KDY/BSY# 1 = High-Pe	• Mode erformance M	fode $0 = P$	CMCIA Mod	le		
	L								T1055-01

10. Command Definitions

Device operations are determined by writing specific commands to the Command User Interface. Table 9 defines the commands.

Table 9. Command Definitions

Command	Note	Fi	rst Bus Cy	cle	Sec	Second Bus Cycle		
Command	Note	Operation	Address	Data	Operation	Address	Data	
Read Array / Reset		Write	DA	FFh (FFFFh)	-	-	-	
Read Identifier Codes	1	Write	DA	90h (9090h)	Read	IA	ID	
Query		Write	DA	98h (9898h)	Read	QA	QD	
Read Status Register	2	Write	DA	70h (7070h)	Read	DA	SRD	
Clear Status Register		Write	DA	50h (5050h)	-	-	-	
Full Chip Erase Setup/Confirm		Write	DA	30h (3030h)	Write	DA	DOH	
Word/Byte Write	3	Write	WA	40h (4040h) or 10h (1010h)	Write	WA	WD	
Multi Word/Byte Write Setup/Confirm	4	Write	WA	E8h (E8E8h)	Write	WA	N-1	
Block Erase	3	Write	BA	20h (2020h)	Write	BA	D0h (D0D0h)	
Block Erase and Word/Byte Write Suspend	3	Write	DA	B0h (B0B0h)	-	-	-	
Block Erase and Word/Byte Write Resume	3	Write	DA	D0h (D0D0h)	-	-	-	
Set Block Lock-Bit		Write	ВА	60h (6060h)	Write	ВА	01h (0101h)	
Clear Block Lock-Bit		Write	DA	60h (6060h)	Write	DA	D0h (D0D0h)	
STS Configuration Level-Mode for Erase and Write (RY/BY# Mode)		Write	DA	B8h (B8B8h)	Write	DA	00h (0000h)	
STS Configuration Pulse-Mode for Erase		Write	DA	B8h (B8B8h)	Write	DA	01h (0101h)	
STS Configuration Pulse-Mode for Write		Write	DA	B8h (B8B8h)	Write	DA	02h (0202h)	
STS Configuration Pulse-Mode for Erase and Write		Write	DA	B8h (B8B8h)	Write	DA	03h (0303h)	

Data

SRD

ID =Identifier Codes WD

=Write Data

=Data from Status Register

DA =Device Address

=Identifier code Address

=Write Address

=Block Address

QA =Query Offset Address

QD =Data read from Query database

Note:

Address

IA

WA ΒA

1. Following the Read Identifier Codes command, read operations access manufacture, device, block status codes.

2. Status Register may be read to determine when a write, block erase, or lock bit configuration is complete, and whether that operation completed successfully.

3. If the block is locked, block erase or write operations are desabled.

4. Following the Third Bus Cycle, inputs the write address and write data of 'N'+1 times. Finally, input the confirm command 'D0H'.

10.1 Query Command

SHARP

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in Table 11-15 retrieve the critical information to write, erase and otherwise control the flash component.

In word mode, D₈-D₁₅ output the Query data of odd Byte Devices.

Mada	Offset Addres	Offset Address					
Mode	(A6 - A1)	A ₀	D ₁₅ -D ₈	$D_{\gamma}-D_{0}$			
X8 mode	$\begin{array}{c} A_6, A_5, A_4, A_3, A_2, A_1 \\ 1, 0, 0, 0, 0, 0, 0 (20H) \\ 1, 0, 0, 0, 0, 0, 1 (21H) \\ 1, 0, 0, 0, 0, 1, 0 (22H) \\ 1, 0, 0, 0, 1, 1 (23H) \end{array}$	0 = Even 1 = Odd	High-Z High-Z High-Z High-Z	"Q" "Q" "R" "R"			
X16 mode	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	x	"Q" "R"	"Q" "R"			
				T1152E-0			

Table 10. Example of Query Structure Output

10. 1. 1 Block Status Register

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7=1). If block erase or full chip erase operation is finished irregulary, block erase status bit will be set to "1", this block is invalid.

Table 11. Oue	y Block S	tatus Register
---------------	-----------	----------------

Offset (Word Address)	Length	Description
(BA+2)H	01H	Block Status Register D0 : Block Lock Configuration 0=Block is unlocked 1=Block is locked D1 : Block Erase Status 0=Last erase operation completed successfully 1=Last erase operation not completed successfully D2-7: Reserved for future use

NOTE: 1.BA=The beginning of a Block Address.

T1153E-01

10. 1.2 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, If indicates which version of the spec and which Vendor-specified command set(s) is(are) supported.

Table 12. CFI Query Identification String

Offset (Word Address)	Length	Description
10H,11H,12H	03H	Query Unique ASCII string "QRY" 51H.52H.59H
13H,14H	02H	Primary Vendor Command Set and Control Interfase ID Code 01H,00H (SCS ID Code)
15H,16H	02H	Addressfor Primary Algorithm Extended Query Table 31H,00H (SCS Extended Query Table Offset)
17H,18H	02H	Alternate Vendor Command Set and Control Interfase ID Code 0000H (0000H means that no alternate exists)
19H,1AH	02H	Address for Alternate Algorithm Extended Query Table 0000H (0000H means that no alternate exists)

.....

10. 1. 3 System Interface Information

The following device information can be useful in optimizing system interface software.

Offset (Word Address)	Length	Description
1BH	01H	V _{cc} Logic Supply Minimum Write/Erase voltage 27H (2.7V)
1CH	01H	V _{cc} Logic Supply Maximum Write/Erase voltage 55H (5.5V)
1DH	01H	V _{pp} Programming Supply Minimum Write/Erase voltage 27H (2.7V)
1EH	01H	V _{pp} Programming Supply Maximum Write/Erase voltage 55H (5.5V)
1FH	01H	Typical Timeout per Single Byte/Word Write 03H (2 ³ =8 usec)
20H	01H	Typical Timeout for Maximum Size Buffer Write (32 Bytes) 03H (2 ⁶ =64 usec)
21H	01H	Typical Timeout per Individual Block Erase 0AH (0AH=10, 2 ¹⁰ =1024 msec)
22H	01H	Typical Timeout for Full Chip Erase 0FH (0FH=15, 2 ¹⁵ =32768 msec)
23Н	01H	Maximum Timeout per Single Byte/Word Write, 2 ^N times of typical 04H (2 ⁴ =16, 8 usec x16=128 usec)
24H	01H	Maximum Timeout Maximum Size Buffer Write, 2^{N} times of typical 04H (2 ⁴ =16, 64 usec x16=1024 usec)
25H	01H	Maximum Timeout per Individual Block Erase, 2^{N} times of typical 04H (2 ⁴ =16, 1024 msec x16=16384 msec)
26H	01H	Maximum Timeout for Full Chip Erase, 2 ^N times of typical 04H (2 ⁴ =16, 32768 msec x16=524288 msec)
	.	T1155E-01

Table 13. System Information String

10. 1. 4 Device Geometry Definition

This field provides critical details of the flash device geometry.

Table 14. Device Geometry Definition

Offset (Word Address)	Length	Description
27Н	01H	Device Size 15H (15H=21, 2 ²¹ =2097152=2M Bytes
28Н, 29Н	02H	Flash Device Interface description 02H,00H (x8/x16 supports x8 and x16 via BYTE#)
2АН, 2ВН	02H	Maximum Number of Bytes in Multi word/byte write 05H,00H (2 ⁵ =32 Bytes)
2СН	01 H	Number of Erase Block Regions within device 01H (symmetrically blocked)
2DH, 2EH	02H	The Number of Erase Blocks 1FH,00H (1FH=31 ==>31+1=32 Blocks
2FH, 30H	02H	The Number of "256 Bytes" cluster in a Erase block 00H,01H (0100H=256 ==>256 Bytes x 256=64K Bytes in a Erase Block)

10. 1.5 SCS OEM Specific Extended Query Table

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific Query table(s) may be used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

Offset (Word Address)	Length	Description
31H,32H,33H	03H	PRI 50H, 52H, 49H
34H	01H	31H (1) Major Version Number, ASCII
35H	01H	30H (0) Minor Version Number, ASCII
36н. 37н. 38н. 39н	04H	0FH, 00H, 00H, 00H Optional Command support bit0=1 : Chip Erase Supported bit1=1 : Suspend Erase Supported bit2=1 : Suspend Write Supported bit3=1 : Lock/Unlock Supported bit4=0 : Queued Erase Not Supported bit5-31=0 : reserved for future use
ЗАН	01H	01H Supported Functions after Suspend bit0=1 : Write Supported after Erase Suspend bit1-7=0 : reserved for future use
3BH, 3CH	02H	03H, 00H Block Status Register Mask bit0=1 : Block Status Register Lock Bit [BSR.0] active bit1=1 : Block Status Register Valid Bit [BSR.1] active bit2-15=0 : reserved for future use
3DH	01H	V _{cc} Logic Supply Optimum Write/Erase voltage (highest performance) 50H (5.0V)
ЗЕН	01H	V _{pp} Programming Supply Optimum Write/Erase voltage (highest performance) 50H (5.0V)
3FH	reserved	Reserved for future versions of the SCS Specification

Table 15. SCS OEM Specific Extended Query Table

10. 2 STS Configuration Command

SHARP

The RDY/BSY# pin can be configured to different states using the STS Configuration command. Once the RDY/ BSY# pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or card is reset. Upon initial power-up and after exit from deep power-down mode, the RDY/BSY# pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS high indicates that the WSM is ready for a new operation.

To reconfigure the RDY/BSY# pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate configurations are all pulse mode for use as a system interrupt.

Configuration Bits	Effects
00Н	Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition.
01H	Set STS pin to plused output signal for specific erase operation. In this mode, STS provides low pulse at the completion of Block Erase, Full Chip Erase and Clear Block Lock-bit operation.
02H	Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (multi) Byte Write and Set Block Lock-bit operation.
03H	Set STS pin to pulsed output signal for specific write and erase operation.STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Configuration operations.
L	T1158E-01

Table 16. STS Configuration Coding Description

Table 17. Write Protection Alternatives

Operation	Block Lock-Bit	BLKEN bit of Write Protection Register	Effect				
Block Erase, (Multi) Word/Byte	0	х	Block Erase and (Multi) Word/Byte Write Enabled.				
Write	1	1	Block is Locked. Block Erase and (Multi) Word/Byte Write Disabled.				
		0	Block Lock-Bit Override. Block Erase and (Multi) Word/Byte Write Enabled.				
Full Chip Erase	0,1	1	All unlocked blocks are erased, lockd blocks are not erased.				
	x	0	All Block Lock-Bit Disabled.				
Set Block Lock-Bit	x	1	Set Block Lock-Bit Disabled.				
		0	Set Block Lock-Bit Enabled.				
Clear Block Lock-Bits	x	1	Clear Block Lock-Bit Disabled.				
		0	Clear Block Lock-Bit Enabled.				

T1159E-01

11. Electrical Specifications

11.1 Absolute Maximum Ratings

PARAMETER	NOTE	SYMBOL	RATING	UNIT
Supply Voltage	2	V _{cc}	-0.3 to 6.0	v
Program Voltage	2	V _{PP}	-0.2 to 7.0	v
Input Voltage	2	V _{IN}	-0.3 to Vcc+0.3(Max:6.0)	V
Operating Temperature	1	T	0 to 60	Ĉ
Storage Temperature		T _{stg}	-20 to 65	Ĉ
	·t			T1165E-01

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. All specified voltages are with respect to GND. During transitions, this level may undershoot to -2.0v for periods <20ns or overshoot to Vcc+2.0v for periods <20ns.

11.2 Recommended Operating Conditions

PARAMETER	NOTE	SYMBOL	MIN	MAX	UNIT
		V _{cc1}	3.0	3.6	v
Supply Voltage		V _{cc2}	4.75	5.25	V
		V _{cc3}	4.5	5.5	v
D V 1.		V _{PP1}	3.0	3.6	v
Program Voltage		V _{pp2}	4.5	5.5	v
Operating Temperature		T _{opr}	0	60	Ĉ

T1177E-01

11.3 Capacitance

						Ta=25°C, f=1MHz
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITION
Input Capacitance	C _{IN}	-	15	-	pF	V _{IN} =0.0V
Input/Output Capacitance	C _{IO}	-	25	-	pF	V _{OUT} =0.0V

11.4 AC Input/Output Test Conditions



Figure 5. Transient Input/Output Reference Waveform

Figure 5 shows Input/Output level and test level for AC test. Input rise and fall times (10% to 90%) < 10ns.

12. DC Characteristics

									$(Ta = 0 \text{ to } 60^{\circ}C)$			
PARAMETER	SYM-	NO-	Densi-	Vcc=3.3	V±0.3V	Vcc=5 Vcc=5	V ±5% V ±10%	UNIT	TEST CONDITION			
	BUL		ty	MIN	MAX	MIN	MAX	1				
Input Low Voltage	V _{IL}	1			0.3Vcc	-	1.5	V				
Input High Voltage	V _{IH}	1		0.7Vcc		3.5		v				
Input I and Current	-I _{IL1}	2			± 2.0		± 2.0	μΑ	$V_1 = 0V$			
mput Low Cuttent	-I _{IL2}	3	T	2.0	30.0	8.0	60.0	μΑ	$V_1 = 0V$			
Innut High Current	I _{IH1}	3			± 2.0		± 2.0	μΑ	V _I = Vcc			
linput riigii Cuttetit	I _{IH2}	2		2.0	30.0	8.0	60.0	μ Α	V ₁ = Vcc			
Output Low Voltage	V	15			-		0.4	V	$I_{oL} = 6mA$			
Output Low Voltage	OLI	4,5	-		0.4		-	V	$I_{oL} = 3mA$			
	V _{оні} V	4		-		4.0		V	$I_{OH} = -3mA$			
Output High Voltage		• онт		7	4		Vcc-0.5		-		V	$I_{oH} = -1.5 mA$
Output High Voltage		5	1	-		4.0		V	$I_{oH} = -6mA$			
	V OH2	5	5		Vcc-0.5		-		V	$I_{oH} = -3mA$		
			32MB		821		845	μ Α	CE #.CE #=Vcc			
Vcc Stand-by Current	I _{ccs}	6	40MB		1025		1045	μΑ	$A_0 \sim A_{25} = GND$			
			48MB		1225		1245	μΑ	I _{our} =0mA			
			32MB		141		162	μΑ	RESET=Vcc			
Vcc Deep Power-Down Current	I _{ccd}	6	40MB		171		192	μΑ	CE_1 #, CE_2 #=Vcc A.~A=GND			
			48MB		201		222	μΑ	I _{our} =0mA			
Vcc Read Current	I _{ccr}	6			65		129	mA	CE ₁ #,CE ₂ #=GND I _{our} =0mA			
Vcc Word Write or Set	T	69			35.1		-	mA	$V_{pp} = 3.3V \pm 0.3V$			
Lock-Bit Current	¹ ccw	0,0			35.1		71.1	mA	V _{pp} =5.0V±10%			
Vcc Block Erase or	T	6.8			35.1		-	mA	$V_{pp} = 3.3V \pm 0.3V$			
Clear Lock-Bit Current	*CCE	0,0			35.1		61.1	mA	$V_{pp} = 5.0V \pm 10\%$			
VccWord Write or Block Erase Suspend Current	I _{ccws} I _{cces}	6			13.1		21.1	mA				
Vcc Lockout Voltage	V			2.0	T	2.0		v				

(Continue to next page)

T1166E-01

DC Characteristics (Continued) (Ta = 0										
PARAMETER	SYM-	NO-	Densi-	Vcc=3.3	V±0.3V	Vcc=5 Vcc=5	Vcc=5V±5% Vcc=5V±10%		TEST CONDITION	
	BOL		ly	MIN	MAX	MIN	MAX			
			32MB		±120		± 120	μΑ		
			40MB		±150		± 150	μΑ	V _{pp} ≦ Vcc	
V _{ee} Stand-by or Read	I	6	48MB		±180		± 180	μΑ		
Current	I _{PPR}	0	32MB		1.6		-	mA		
			40MB		2.0		-	mA	V _{pp} >Vcc	
			48MB		2.4		-	mA		
			32MB		40		40	μΑ		
V _{pp} Deep Power-Down	I _{PPD}	₂₀ 6	40MB		50		50	μA		
Cuntem			48MB		60		60	μΑ		
V _n , Word Write or Set	,	60			160.2		-	mA	$V_{pp}=3.3V\pm0.3V$	
Lock-Bit Current	PPW	0,8			160.0		160.2	mA	$V_{pp} = 5.0V \pm 10\%$	
V _{pp} Block Erase or	Ţ	60			80.2		-	mA	$V_{pp} = 3.3V \pm 0.3V$	
Clear Lock-Bit Current	PPE	0,0			80.0		80.2	mA	$V_{pp} = 5.0 V \pm 10\%$	
			32MB		490		490	μΑ		
			40MB		520		520	μA	V _{pp} ≦ Vcc	
V _{PP} Word Write or	I		48MB		550		550	μΑ		
Current Suspend I PPWS	I	0	32MB		1.6		-	mA		
			40MB		2.0		-	mA	V _{pp} >Vcc	
			48MB		2.4		-	mA		
V _{PP} Lockout Voltage	V _{PPLK}	7,8			1.5		1.5	V		

. .

T1167E-01

NOTE:

- 1. These parameters are applied to all input pins and all input/output pins in input mode.
- 2. These parameters are applied to $A_0 \sim A_{25}$ and $D_0 \sim D_{15}$ in input mode and RESET.
- 3. These parameters are applied to CE_1 #, CE_2 #,WE#,OE# and REG#.
- 4. These parameters are applied to RDY/BSY#.
- 5. These parameters are applied to $D_0 \sim D_{15}$ in output mode.
- 6. All currents are in RMS unless otherwise notes.
- 7. Block erase, word/byte write, and lock-bit configurations are inhibited when $V_{pp} \leq V_{ppLK}$, and guaranteed in the V_{pp} Voltage is V_{pp1} , or V_{pp2} .
- 8. Sampled.

13. AC Characteristics

Testing Conditions : 1) Input Pulse Level 1.5 to 3.5V (@Vcc=5V±5%,Vcc=5V±10%) : 0 to 3.0V (@Vcc=3.3±0.3V) 10ns 2) Input Rise/Fall Time : 3) Input/Output Timing Reference Level 2.5V (@Vcc=5V±5%,Vcc=5V±10%) : $1.5V (@Vcc=3.3V\pm0.3V)$ 1TTL+100pF (@Vcc=5V±5%,Vcc=5V±10%) 4) Output Load : 1TTL+50pF (@Vcc=3.3V±0.3V) (including scope and jig capacitance)

13.1 Common Memory Read Operations

 $(Ta = 0 \text{ to } 60^{\circ}\text{C})$

	SYM	1BOL	$Vcc=3.3V\pm0.3V$		$Vcc=5V\pm 5\%$		$Vcc=5V\pm 10\%$		Unit
PAKAMETEK	IEEE	PCMCIA	MIN	MAX	MIN	MAX	MIN	MAX	Ome
Read Cycle Time	t _{avav}	t _c r	250	-	150	-	160	-	
Address Access Time	t _{AVQV}	ta(A)	-	250	-	150	-	160	
CE# Access Time	t _{elov}	t ₄ (CE)	-	250	-	150	-	160	
OE# Access Time	t _{GLQV}	t _a (OE)	-	125	-	75	-	80	
Output Disable Time from CE1#,CE2# *	t _{EHQZ}	tais(CE)	-	100	-	75	-	80	
Output Disable Time from OE# *	t _{GHQZ}	tais(OE)	-	100	-	75	-	80	ns
Output Enable Time from CE1#,CE2#	t _{elqnz}	t _{en} (CE)	5	-	5	-	5	-	
Output Enable Time from OE#	t _{glqnz}	t _{en} (OE)	5	-	5	-	5	-	
Data Valid Time from Address Change		t _v (A)	0	-	0	-	0	-	

*: Time until output becomes floating. (The output voltage is not defined.)

T1043-01





Figure 6. AC Waveforms for Read Operations

Note) 1. WE# = "HIGH", during a read cycle.

- 2. Either "HIGH" or "LOW" in diagonal areas.
- 3. The output data becomes valid when last interval, ta (A), ta (CE) or ta (OE) have concluded.



13. 2 Command Write Operations : Common Memory

13. 2. 1 WE# Controlled Write Operations

			· · · · · · · · · · · · · · · · · · ·	(V cc=	3.3V ±0.3V, 1a=0 t	
DADAMETED		SYMBOL	CONDITION	Vcc=3.3	Unit	
PARAMETER	IEEE	PCMCIA	CONDITION	MIN	MAX	Om
Write Cycle Time	t _{avav}	t _{cw}		250	-	ns
Address Setup Time	t _{AVWL}	t _{su} (A)		30	-	ns
Write Recovery Time	t _{whax}	t _{rec} (WE)		30	-	ns
Data Setup Time for WE#	t _{DVWH}	t _{su} (D-WEH)		80	-	ns
Data Hold Time	t _{whdx}	t _h (D)		30	-	ns
OE# Hold Time from WE#	t _{whGL}	t _h (OE-WE)		120	-	ns
CE# Setup Time for WE#	t _{elwh}	t _{su} (CE-WEH)		180	-	ns
Address Setup Time for WE#	t _{avwh}	t _{su} (A-WEH)		180	-	ns
Write Pulse Width	t _{wlwh}	t _w (WE)		150	-	ns
WE# High to RDY/BSY# going Low	t _{whrl}			-	140	ns
RESET Recovery Time	t _{phwl}			1	-	μs
V _{pp} Setup Time	t _{vpwh}			180	-	ns
V _{pp} Hold Time	t _{ovvl}			0	-	ns
Word/Pute Write Time			V _{pp} =3.3V±0.3V	-	250	μs
word/byte write rine	WHQVI		$V_{pp} = 5V \pm 10\%$	-	180	μs
Block Frase Time			V_{pp} =3.3V±0.3V	-	16.5	S
BIOCK ETase Time	WHQV2		$V_{pp} = 5V \pm 10\%$	-	10.9	S
Set Lock-Bit Time	l.		V _{pp} =3.3V±0.3V	-	250	μs
Set Lock-Bit Time	'WHQV3		V _{pp} =5V±10%	-	180	μs
Clear Block Lock-Bits	l,		V _{pp} =3.3∨±0.3%	-	10.0	s
Time	'WHQV4		V _{PP} =5V±10%	-	10.0	S
Word/Byte Suspend Latency	,		V _{pp} =3.3V±0.3%	-	10.0	μs
Time to Read	WHRHI		$V_{pp} = 5V \pm 10\%$	-	9.3	μs
Erase Suspend Latency Time			V _{pp} =3.3V±0.3%	-	21.1	μs
to Read	WHRH2		$V_{pp} = 5V \pm 10\%$	-	17.2	μs

 $(Vcc=3.3V\pm0.3V, Ta=0 \text{ to } 60^{\circ}C)$

T1168E-01

DADAMETED		SYMBOL	CONDITION	Vcc=5	V±5%	Vcc=5	Unit	
PARAMETER	IEEE	PCMCIA	CONDITION	MIN	MAX	MIN	MAX	
Write Cycle Time	t _{avav}	t _{cw}		150	-	150	-	ns
Address Setup Time	t _{AVWL}	t _{su} (A)		20	-	20	-	ns
Write Recovery Time	L _{WHAX}	t _{rec} (WE)		20	-	20	-	ns
Data Setup Time for WE#	t _{DVWH}	t _{su} (D-WEH)		50	-	50	-	ns
Data Hold Time	t _{whdx}	t _h (D)		20	-	20	-	ns
OE# Hold Time from WE#	t _{whgl}	t _h (OE-WE)		80	-	80	-	ns
CE# Setup Time for WE#	t _{el.wh}	t ₋ (CE-WEH)		100	-	100	-	ns
Address Setup Time for WE#	t _{avwh}	t _{su} (A-WEH)		100	-	100	1	ns
Write Pulse Width	t _{wlwh}	t _w (WE)		80	-	80	-	ns
WE# High to RDY/BSY# going Low	t _{whrl}			-	140	-	140	ns
RESET Recovery Time	t _{phwl}			· 1	-	1	-	μs
V _{pp} Setup Time	t _{vpwh}			100	-	100	-	ns
V _{pp} Hold Time	t _{ovvl}			0	-	0	-	ns
Word/Byte Write Time	t _{whQV1}		V _{pp} =5V±10%	· -	120	-	120	μs
Block Erase Time	t _{whQV2}		$V_{pp} = 5V \pm 10\%$	-	7.5	-	7.5	s
Set Lock-Bit Time	t _{whQV3}		V _{pp} =5V±10%	-	120	-	120	μs
Clear Block Lock-Bits Time	t _{whqv4}		V _{pp} =5V±10%	-	10	-	10	S
Word/Byte Suspend Latency Time to Read	t _{whRH1}		V _{pp} =5V±10%	-	7.0	-	7.0	μs
Erase Suspend Latency Time to Read	t _{whrh2}		V _{pp} =5V±10%	-	13.1	-	13.1	μs

 $(Vcc=5V\pm5\%, Vcc=5V\pm10\%, Ta = 0 \text{ to } 60^{\circ}\text{C})$

T1169E-01





13. 2. 2 CE# Controlled Write Operations

· · · · · · · · · · · · · · · · · · ·	SYMBOL		1	Vcc=3.2	T	
PARAMETER			CONDITION	MIN	MAX	Unit
Write Cycle Time	ILLL +	remeia	 	250	МАА	ne
Address Sature Time	LAVAV	L _{cW}		230	-	- 115
Address Setup Time	IAVEL	t _{su} (A)		30	-	ns
Write Recovery Time	t _{ehax}	t _{rec} (CE)		30	-	ns
Data Setup Time for CE#	t _{dveh}	t _{su} (D-CEH)		60	-	ns
Data Hold Time	t _{ehdx}	t _h (D)		30	-	ns
OE# Hold Time from CE#	t _{ehgl}	t _h (OE-CE)		120	-	ns
WE# Setup Time for CE#	t _{wleh}	t _{su} (WE-CEH)		180	-	ns
Address Setup Time for CE#	t _{aven}	t _{su} (A-CEH)		180	-	ns
Write Pulse Width	t _{eleh}	t _w (CE)		150	-	ns
CE# High to RDY/BSY# going Low	t _{ehrl}			. –	140	ns
RESET Recovery Time	t _{. PHEL}			1	-	μs
V _{pp} Setup Time	t _{vpen}			180	-	ns
V _{pp} Hold Time	t _{ovvl}			0	-	ns
Word/Byte Write Time	,		$V_{pp} = 3.3V \pm 0.3V$	-	250	μs
	'EHQV1		$V_{pp}=5V\pm10\%$	-	180	μs
Block Erase Time	+		V _{pp} =3.3∨±0.3∨	-	16.5	s
	EHQV2		$V_{pp}=5V\pm10\%$	-	10.9	S
Set Lock-Bit Time			V _{pp} =3.3V±0.3V	-	250	μs
	EHQV3		V _{pp} =5V±10%	-	180	μs
Clear Block Lock-Bits Time			$V_{pp} = 3.3 V \pm 0.3 V$	-	10	S
	LEHQV4		V _{pp} =5V±10%	-	10	S
Word/Byte Suspend Latency			$V_{pp}=3.3V\pm0.3V$	_	10.0	μs
Time to Read	EHRHI		$V_{pp}=5V\pm10\%$	-	9.3	μs
Erase Suspend Latency Time	+		$V_{pp} = 3.3 V \pm 0.3 V$	-	21.1	μs
to Read	EHRH2		V _{pp} =5V±10%	-	17.2	μs

 $(Vcc=3.3V\pm0.3V, Ta = 0 \text{ to } 60^{\circ}C)$

T1170E-01

	SYMBOL		CONDITION	Vcc=5V±5%		Vcc=5V±10%		Unit
PARAMETER	IEEE	PCMCIA	CONDITION	MIN	MAX	MIN	MAX	Unit
Write Cycle Time	t _{avav}	t _{cw}		150	-	150	-	ns
Address Setup Time	t _{avel}	t _{su} (A)		20	-	20	-	ns
Write Recovery Time	t _{ehax}	t _{rec} (CE)		20	-	20	-	ns
Data Setup Time for CE#	t _{dveh}	t _{su} (D-CEH)		50	-	50	-	ns
Data Hold Time	t _{ehdx}	t _h (D)	· ·	20	-	20	-	ns
OE# Hold Time from CE#	t _{ehgl}	t _h (OE-CE)		80	-	80	-	ns
WE# Setup Time for CE#	t _{wleh}	t _{su} (WE-CEH)		100	-	100	-	ns
Address Setup Time for CE#	t _{aven}	t _{su} (A-CEH)		100	-	100	-	ns
Write Pulse Width	t _{eleh}	t _w (CE)		80	-	80	-	ns
CE# High to RDY/BSY# going Low	t _{ehrl}			. –	140	-	140	ns
RESET Recovery Time	t _{phel}			1	-	1	-	μs
V _{pp} Setup Time	t _{vpeh}			100	-	100	-	ns
V _{pp} Hold Time	t _{ovvl}			0	-	0	-	ns
Word/Byte Write Time	t _{ehqv1}		V _{pp} =5V±10%	Ŧ	120	-	120	μs
Block Erase Time	t _{ehqv2}		$V_{pp} = 5V \pm 10\%$	-	7.5	-	7.5	s
Set Lock-Bit Time	t _{ehqv3}		$V_{pp} = 5V \pm 10\%$	-	120	-	120	μs
Clear Block Lock-Bits Time	t _{ehqv₄}		V _{pp} =5V±10%	-	10	-	10	s
Word/Byte Suspend Latency Time to Read	t _{ehrhi}		V _{PP} =5V±10%	-	7.0	-	7.0	μs
Erase Suspend Latency Time to Read	t _{EHRH2}		V _{pp} =5V±10%	-	13.1	-	13.1	μs

(Vcc=5V \pm 5%, Vcc=5V \pm 10%, Ta=0 to 60°C)

T1171E-01





13.3 Attribute Memory Read Operation

DADANCTED	SYMBOL		$Vcc=3.3V\pm0.3V$		$Vcc=5V\pm 10\%$		Linit
PARAMETER	IEEE	PCMCIA	MIN	MAX	MIN	MAX	
Read Cycle Time	t _{AVAV}	lc.R	600	-	300	-	1
Address Access Time	t _{AVQV}	t.(A)	-	600	-	300]
CE# Access Time	t _{el.QV}	tı(CE)	~	600		300	
OE# Access Time	t _{GLQV}	t.(OE)	-	300	_	150	1
Output Disable Time from CE1#,CE2# *	t _{ehqz}	tdis(CE)	_	150	_	100	ns
Output Disable Time from CE#	t _{GHQZ}	tais(OE)		150		100	1
Output Disable Time from CE1#,CE2#	t _{elonz}	ten(CE)	5	-	5	-	1
Output Disable Time from OE#	t _{GLQNZ}	ten(OE)	5	-	5		1
Data Valid Time from Address Change		t.(A)	0	- 1	0		1

Note) When the CIS constructed by EEPROM, this card requires 5V voltage for Vcc.



33



13. 4 Attribute Memory Write Operation

PARAMETER		SYMBOL		$Vcc=3.3V\pm0.3V$		$Vcc=5V\pm 10\%$	
	IEEE	PCMCIA	MIN	MAX	MIN	MAX	Unit
Write Cycle Time	t _{avav}	t _{cw}	600	-	250	-	ns
Address Setup Time	t _{avwl}	t _{su} (A)	50	-	30	—	ПS
Write Recovery Time	t _{whax}	t _{rec} (WE)	70	-	30	-	ns
Data Setup Time	t _{DVWH}	t _{su} (D-WEH)	150	—	80		ns
Data Hold Time	t _{whDX}	t _h (D)	70	-	30	_	ns
Address Setup Time for WE#	t _{avwh}	t _{su} (A-WEH)	350	-	180	_	ns
Write Pulse Width	t _{wlwh}	t _w (WE)	300	-	150		ns
Setup Time for OE#	t _{GHWL}	t _{su} (OE-WE)	35		10	-	ns
Hold Time for OE#	t _{whGL}	t _h (OE-WE)	35	-	10	_	ns
Setup Time for CE#	t _{el.wh}	t _{su} (CE)	0	—	0		ns
Hold Time for CE#	t _{GHEH}	t _h (CE)	35	—	20	-	ns

T1057-01

Note) When the CIS constructed by EEPROM, this card requires 5V voltage for Vcc.



(Ta=0~60℃)

13.5 Power-Up/Power Down

	SYMBOL	NOTE			LINUTE	
PARAMETER	PCMCIA	NOTES	MIN	MAX	UNITS	
CE# Signal Level $(0.0V < V_{CC} < 2.0V)$	V _i (CE)	1	0	V _{iMAX}	v	
CE# Signal Level $(2.0V < V_{CC} < V_{IH})$		1	Vcc-0.1	Vimax	v	
CE# Signal Level (V _{IH} < V _{CC})		1	VIH	V _{iMAX}	v	
CE# Setup Time	t _{su} (V _{CC})		20		ms	
RESET Setup Time	t _{su} (RESET)		20		ms	
CE# Recover Time	$t_{rec} (V_{CC})$	_	1.0		μs	
V _{CC} Rising Time	t _{pr}	2	0.1	300	ms	
V _{CC} Falling Time	t _{pf}	2	3.0	300	ms	
RESET Width	tw (RESET)		10		μs	
RESET Width	th (Hi-Z RESET)		1		ms	
RESET Width	t _s (Hi–Z RESET)		0		ms	

NOTES:

- 1. V_{iMAX} means Absolute Maximum Voltage for input in the period of 0.0V < V_{CC} < 2.0 V, Vi (CE#) is only 0.00V-V_{iMAX}
- 2. The t_{pr} and t_{pf} are defined as "linear waveforms" in the period of 10% to 90%, or vice-versa. Even if the waveform is not a "liner waveform," its rising and falling time must meet this specification.



14. Specification Changes

SHARP

This datasheet is for ID246 series product overview, and final specifications will be submitted for qualification of the memory card. Please note that contents of this datasheet may be revised without announcement beforehand. Please do NOT finalize a system design with this information.

15. Other Precautions

- Permanent damage occurs if the memory card is stressed beyond Absolute Maximum Ratings. Operation beyond the Recommended Operating Conditions is not recommended and extended exposure beyond the Recommended Operating Conditions may affect device reliability.
- Writing to the memory card can be prevented by switching on the write protect switch on the end of the memory card.
- Avoid allowing the memory card connectors to come in contact with metals and avoid touching the connectors, as the internal circuits can be damaged by static electricity.
- Avoid storing in direct sunlight, high temperatures (do not place near heaters or radiators), high humidity and dusty areas.
- Avoid subjecting the memory card to strong physical abuse. Dropping, bending, smashing or throwing the card can result in loss of function.
- When the memory card is not being used, return it to its protective case.
- Do not allow the memory card to come in contact with fire.

