# LH540202

# CMOS 1024 × 9 Asynchronous FIFO

#### **FEATURES**

- Fast Access Times: 15/20/25/35/50 ns
- Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology
- Input Port and Output Port Have Entirely Independent Timing
- · Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Data Retransmission Capability
- TTL-Compatible I/O
- Pin and Functionally Compatible with Sharp LH5497 and with Am/IDT/MS7202
- Industrial Temperature Grade Option Currently Available With Sharp LH5497H only (Contact a Sharp Representative for More Information)
- Control Signals Assertive-LOW for Noise Immunity
- Packages:

28-Pin, 300-mil PDIP 28-Pin, 300-mil SOJ \* 32-Pin PLCC

## **FUNCTIONAL DESCRIPTION**

The LH540202 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 1024 nine-bit words. It follows the industry-standard architecture and package pinouts for nine-bit asynchronous FIFOs. Each nine-bit LH540202 word may consist of a standard eight-bit byte, together with a parity bit or a block-marking/framing bit.

The input and output ports operate entirely independently of each other, unless the LH540202 becomes either totally full or else totally empty. Data flow at a port is initiated by asserting either of two asynchronous, assertive-LOW control inputs: Write  $(\overline{W})$  for data entry at the input port, or Read  $(\overline{R})$  for data retrieval at the output port.

Full, Half-Full, and Empty status flags monitor the extent to which the internal memory has been filled. The system may make use of these status outputs to avoid the risk of data loss, which otherwise might occur either by attempting to write additional words into an already-full LH540202, or by attempting to read additional words from an already-empty LH540202. When an LH540202 is operating in a depth-cascaded configuration, the Half-Full Flag is not available.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for PDIP and SOJ \* Packages




Figure 2. Pin Connections for PLCC Package

<sup>\*</sup> This is a final data sheet; except that all references to the SOJ package have Advance Information status.

## **FUNCTIONAL DESCRIPTION (cont'd)**

Data words are read out from the LH540202's output port in precisely the same order that they were written in at its input port; that is, according to a First-In, First Out (FIFO) queue discipline. Since the addressing sequence for a FIFO device's memory is internally predefined, no external addressing information is required for the operation of the LH540202 device.

Drop-in-replacement compatibility is maintained with both larger sizes and smaller sizes of industry-standard nine-bit asynchronous FIFOs. The only change is in the number of internally-stored data words implied by the states of the Full Flag and the Half-Full Flag.

The Retransmit  $(\overline{RT})$  control signal causes the internal FIFO-memory-array read-address pointer to be set back to zero, to point to the LH540202's first physical memory location, without affecting the internal FIFO-memory-array write-address pointer. Thus, the Retransmit control signal provides a mechanism whereby a block of data, delimited by the zero physical address and the current write-address-pointer value, may be read out *repeatedly* an arbitrary number of times. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, i.e., advance past physical location zero after traversing the entire memory. The retransmit facility is not available when an LH540202 is operating in a depth-expanded configuration.

The Reset (RS) control signal returns the LH540202 to an initial state, empty and ready to be filled. An LH540202 should be reset during every system power-up sequence. A reset operation causes the internal FIFO-memory-array write-address pointer, as well as the read-address pointer, to be set back to zero, to point to the LH540202's first physical memory location. Any information which previously had been stored within the LH540202 is not recoverable after a reset operation.

A cascading (depth-expansion) scheme may be implemented by using the Expansion In (XI) input signal and the Expansion Out (XO/HF) output signal. This allows a deeper 'effective FIFO' to be implemented by using two or more LH540202 devices, without incurring additional latency ('fallthrough' or 'bubblethrough') delays, and without the necessity of storing and retrieving any given data word more than once. In this cascaded operating mode. one LH540202 device must be designated as the 'firstload' or 'master' device, by grounding its First-Load (FL/RT) control input; the remaining LH540202 devices are designated as 'slaves,' by tying their FL/RT inputs HIGH. Because of the need to share control signals on pins, the Half-Full Flag and the retransmission capability are not available for either 'master' or 'slave' LH540202 devices operating in cascaded mode.




Figure 3. LH540202 Block Diagram

#### PIN DESCRIPTIONS

PIN	PIN TYPE 1	DESCRIPTION				
$D_0 - D_8$	I	Input Data Bus				
$Q_0 - Q_8$	O/Z	Output Data Bus				
$\overline{W}$	I	Write Request				
R	I	Read Request				
EF	0	Empty Flag				
FF	0	Full Flag				

PIN	PIN TYPE 1	DESCRIPTION				
XO/HF	0	Expansion Out/Half-Full Flag				
XI	1	Expansion In				
FL/RT	I	First Load/Retransmit				
RS	I	Reset				
V <sub>CC</sub>	V	Positive Power Supply				
V <sub>SS</sub>	V	Ground				

#### NOTES:

1. I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

#### **OPERATIONAL DESCRIPTION**

#### Reset

The LH540202 is reset whenever the Reset input  $(\overline{RS})$  is taken LOW. A reset operation initializes both the readaddress pointer and the write-address pointer to point to location zero, the first physical memory location. During a reset operation, the state of the  $\overline{XI}$  and  $\overline{FL/RT}$  inputs determines whether the device is in standalone mode or in depth-cascaded mode. (See Tables 1 and 2.) The reset operation forces the Empty Flag  $\overline{EF}$  to be asserted  $(\overline{EF} = LOW)$ , and the Half-Full Flag  $\overline{HF}$  and the Full Flag  $\overline{FF}$  to be deasserted  $(\overline{HF} = \overline{FF} = HIGH)$ ; the Data Out pins  $(D_0 - D_8)$  are forced into a high-impedance state.

A reset operation is required whenever the LH540202 first is powered up. The Read  $(\overline{R})$  and Write  $(\overline{W})$  inputs may be in any state when the reset operation is initiated; but they must be HIGH, before the reset operation is terminated by a rising edge of  $\overline{RS}$ , by a time transs (for Read) or twrss (for Write) respectively. (See Figure 10.)

#### Write

A write cycle is initiated by a falling edge of the Write  $(\overline{W})$  control input. Data setup times and hold times must be observed for the data inputs  $(D_0 - D_8)$ . Write operations may occur independently of any ongoing read operations. However, a write operation is possible only if the FIFO is not full, (i.e., if the Full Flag  $\overline{FF}$  is HIGH).

At the falling edge of  $\overline{W}$  for the first write operation after the memory is half filled, the Half-Full Flag is asserted ( $\overline{HF}$  = LOW). It remains asserted until the difference between the write pointer and the read pointer indicates that the data words remaining in the LH540202 are filling the FIFO memory to less than or equal to one-half of its total capacity. The Half-Full Flag is deasserted ( $\overline{HF}$  = HIGH) by the appropriate rising edge of  $\overline{R}$ . (See Table 3.)

The Full Flag is asserted ( $\overline{FF}$  = LOW) at the falling edge of  $\overline{W}$  for the write operation which fills the last available location in the FIFO memory array.  $\overline{FF}$  = LOW inhibits further write operations until  $\overline{FF}$  is cleared by a valid read

operation. The Full Flag is deasserted ( $\overline{FF}$  = HIGH) after the next rising edge of  $\overline{R}$  releases another memory location. (See Table 3.)

#### Read

A read cycle is initiated by a falling edge of the Read  $(\overline{R})$  control input. Read data becomes valid at the data outputs  $(Q_0-Q_8)$  after a time  $t_A$  from the falling edge of  $\overline{R}$ . After  $\overline{R}$  goes HIGH, the data outputs return to a high-impedance state. Read operations may occur independently of any ongoing write operations. However, a read operation is possible only if the FIFO is not empty (i.e., if the Empty Flag  $\overline{EF}$  is HIGH).

The LH540202's internal read-address and write-address pointers operate in such a way that consecutive read operations always access data words in the same order that they were written. The Empty Flag is asserted  $(\overline{EF} = LOW)$  after that falling edge of  $\overline{R}$  which accesses the last available data word in the FIFO memory.  $\overline{EF}$  is deasserted  $(\overline{EF} = HIGH)$  after the next rising edge of  $\overline{W}$  loads another valid data word. (See Table 3.)

### Data Flow-Through

Read-data flow-through mode occurs when the Read  $(\overline{R})$  control input is brought LOW while the FIFO is empty, and is held LOW in anticipation of a write cycle. At the end of the next write cycle, the Empty Flag  $\overline{EF}$  momentarily is deasserted, and the data word just written becomes available at the data outputs  $(Q_0-Q_8)$  after a maximum time of tweff + ta. Additional write operations may occur while the  $\overline{R}$  input remains LOW; but only data from the first write operation flows through to the data outputs. Additional data words, if any, may be accessed only by toggling  $\overline{R}$ .

Write-data flow-through mode occurs when the Write  $(\overline{W})$  input is brought LOW while the FIFO is full, and is held LOW in anticipation of a read cycle. At the end of the read cycle, the Full Flag momentarily is deasserted, but then immediately is reasserted in response to  $\overline{W}$  being held LOW. A data word is written into the FIFO on the rising edge of  $\overline{W}$ , which may occur no sooner than  $\overline{W}$ 

## **OPERATIONAL DESCRIPTION (cont'd)**

#### Retransmit

The FIFO can be made to reread previously-read data by means of the Retransmit function. A retransmit operation is initiated by pulsing the  $\overline{RT}$  input LOW. Both  $\overline{R}$  and  $\overline{W}$  must be deasserted (HIGH) for the duration of the retransmit pulse. The FIFO's internal read-address pointer is reset to point to location zero, the first physical memory location, while the internal write-address pointer remains unchanged.

After a retransmit operation, those data words in the region in between the read-address pointer and the write-address pointer may be reaccessed by subsequent read operations. A retransmit operation may affect the state of the status flags  $\overline{FF}$ ,  $\overline{HF}$ , and  $\overline{EF}$ , depending on the relocation of the read-address pointer. There is no restriction on the number of times that a block of data within an LH540202 may be read out, by repeating the retransmit operation and the subsequent read operations.

The maximum length of a data block which may be retransmitted is 1024 words. Note that if the write-address pointer ever 'wraps around' (i.e., passes location zero more than once) during a sequence of retransmit operations, some data words will be lost.

The Retransmit function is not available when the LH540202 is operating in depth-cascaded mode, because the  $\overline{\text{FL/RT}}$  control pin must be used for first-load selection rather than for retransmission control.

Table 1. Grouping-Mode Determination
During a Reset Operation

ΧI	FL/ RT	MODE	XO/HF USAGE	XI USAGE	FL/RT USAGE
H <sup>1</sup>	Н	Cascaded Slave <sup>2</sup>	XO	ΧĪ	FL
H <sup>1</sup>	L	Cascaded Master <sup>2</sup>	XO	ΧĪ	FL
L	Х	Standalone	HF	(none)	RT

#### NOTES:

- 1. A reset operation forces  $\overline{XO}$  HIGH for the nth FIFO, thus forcing  $\overline{XI}$  HIGH for the (n+1)<sup>st</sup> FIFO.
- The terms 'master' and 'slave' refer to operation in depth-cascaded grouping mode.
- 3. H = HIGH; L = LOW; X = Don't Care.

Table 2. Expansion-Pin Usage According to Grouping Mode

1/0	PIN	STANDALONE	CASCADED MASTER	CASCADED SLAVE
I	XI	Grounded	From XO (n-1st FIFO)	From XO (n-1st FIFO)
0	XO/HF	Becomes HF	To XI (n+1st FIFO)	To XI (n+1st FIFO)
I	FL/RT	Becomes RT	Grounded (Logic LOW)	Logic HIGH

Table 3. Status Flags

NUMBER OF UNREAD DATA WORDS PRESENT WITHIN 1024 × 9 FIFO	FF	HF	EF
0	Н	Н	L
1 to 512	Н	Η	Η
513 to 1023	Н	L	Η
1024	L	L	Н

#### **OPERATIONAL MODES**

#### **Standalone Configuration**

When depth cascading is not required for a given application, the LH540202 is placed in standalone mode by tying the Expansion In input  $(\overline{XI})$  to ground. This input is internally sampled during a reset operation. (See Table 1.)

#### Width Expansion

Word-width expansion is implemented by placing multiple LH540202 devices in parallel. Each LH540202 should be configured for standalone mode. In this arrangement, the behavior of the status flags is identical for all devices; so, in principle, a representative value for each of these flags could be derived from any one device. In practice, it is better to derive 'composite' flag values using external logic, since there may be minor speed variations between different actual devices. (See Figures 4, 5, and 6.)




Figure 4. Standalone FIFO (1024 × 9)




Figure 5. FIFO Word-Width Expansion  $(1024 \times 18)$ 

### **OPERATIONAL MODES (cont'd)**

#### **Depth Cascading**

Depth cascading is implemented by configuring the required number of LH540202s in depth-cascaded mode. In this arrangement, the FIFOs are connected in a circular fashion, with the Expansion Out output  $(\overline{XO})$  of each device tied to the Expansion In input  $(\overline{XI})$  of the next device. One FIFO in the cascade must be designated as the 'first-load' device, by tying its First Load input  $(\overline{FL/RT})$  to ground. All other devices must have their  $\overline{FL/RT}$  inputs tied HIGH. In this mode,  $\overline{W}$  and  $\overline{R}$  signals are shared by all devices, while logic within each LH540202 controls the steering of data. Only one LH540202 is enabled during any given write cycle; thus, the common Data In inputs of

all devices are tied together. Likewise, only one LH540202 is enabled during any given read cycle; thus, the common Data Out outputs of all devices are wire-ORed together

In depth-cascaded mode, external logic should be used to generate a composite Full Flag and a composite Empty Flag, by ANDing the  $\overline{\text{FF}}$  outputs of all LH540202 devices together and ANDing the  $\overline{\text{EF}}$  outputs of all devices together. Since  $\overline{\text{FF}}$  and  $\overline{\text{EF}}$  are assertive-LOW signals, this 'ANDing' actually is implemented using an assertive-HIGH physical OR gate. The Half-Full Flag and the Retransmit function are not available in depth-cascaded mode.




Figure 6. FIFO Depth Cascading  $(3072 \times 9)$ 

# **OPERATIONAL MODES (cont'd)**

#### **Compound FIFO Expansion**

A combination of word-width expansion and depth cascading may be implemented easily by operating groups of depth-cascaded FIFOs in parallel.

#### **Bidirectional FIFO Operation**

Bidirectional data buffering between two systems may be implemented by operating LH540202 devices in parallel, but in opposite directions. The Data In inputs of each LH540202 are tied to the corresponding Data Out outputs of another LH540202, which is operating in the opposite direction, to form a single bidirectional bus interface. Care must be taken to assure that the appropriate read, write, and flag signals are routed to each system. Both wordwidth expansion and depth cascading may be used in bidirectional applications.




Figure 7. Compound FIFO Expansion




Figure 8. Bidirectional FIFO Operation  $(1024 \times 9 \times 2)$ 

# ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING
Supply Voltage to V <sub>SS</sub> Potential	-0.5 V to 7 V
Signal Pin Voltage to V <sub>SS</sub> Potential <sup>2</sup>	$-0.5 \text{ V to V}_{\text{CC}}$ + 0.5 V (not to exceed 7 V)
DC Output Current <sup>3</sup>	±50 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
DC Voltage Applied to Outputs In High-Z State	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)

#### NOTES:

- 1. Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside of those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.
- 3. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

#### **OPERATING RANGE**

SYMBOL	OL PARAMETER		MAX	UNIT
$T_A$	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	V
Vss	Supply Voltage	0	0	V
VIL	Logic LOW Input Voltage <sup>1</sup>	-0.5	0.8	V
V <sub>IH</sub>	Logic HIGH Input Voltage	2.0	Vcc + 0.5	V

#### NOTE:

# **DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
ILI	Input Leakage Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V to } V_{CC}$	-10	10	μΑ
ILO	Output Leakage Current	$\overline{R} \ge V_{IH}, \ 0 \ V \le V_{OUT} \le V_{CC}$	-10	10	μΑ
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -2.0 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		0.4	V
Icc	Average Supply Current 1	Measured at f = 40 MHz		100	mA
I <sub>CC2</sub>	Average Standby Current <sup>1</sup>	All Inputs = V <sub>IH</sub>		15	mA
I <sub>CC3</sub>	Power Down Current <sup>1</sup>	All Inputs = $V_{CC} - 0.2 \text{ V}$		5	mA

#### NOTE

1. I<sub>CC</sub>, I<sub>CC2</sub>, and I<sub>CC3</sub> are dependent upon actual output loading and cycle rates. Specified values are with outputs open.

<sup>1.</sup> Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	V <sub>SS</sub> to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 9

# CAPACITANCE 1,2

PARAMETER	RATING
C <sub>IN</sub> (Input Capacitance)	5 pF
C <sub>OUT</sub> (Output Capacitance)	7 pF

## NOTES:

- 1. Sample tested only.
- 2. Capacitances are maximum values at 25°C, measured at 1.0 MHz, with  $V_{\text{IN}} = 0 \text{ V}$ .




Figure 9. Output Load Circuit

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

CVMPC	DADAMETER	t <sub>A</sub> =	15 ns	t <sub>A</sub> = 1	20 ns	t <sub>A</sub> = 1	25 ns	t <sub>A</sub> =	35 ns	t <sub>A</sub> =	50 ns	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		REAL	CYCL	E TIM	ING						'	
t <sub>RC</sub>	Read Cycle Time	25	_	30	_	35	_	45	_	65	_	ns
t <sub>A</sub>	Access Time	_	15	_	20	_	25	_	35	_	50	ns
t <sub>RR</sub>	Read Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
t <sub>RPW</sub>	Read Pulse Width <sup>2</sup>	15	_	20	_	25	_	35	_	50	_	ns
t <sub>RLZ</sub>	Data Bus Active from Read LOW 3	5	_	5	_	5	_	5	_	5	_	ns
t <sub>WLZ</sub>	Data Bus Active from Write HIGH 3,4	10	_	10	_	10	_	10	_	10	_	ns
t <sub>DV</sub>	Data Valid from Read Pulse HIGH	5	_	5	_	5	_	5	_	5	_	ns
t <sub>RHZ</sub>	Data Bus High-Z from Read HIGH 3	_	15	_	15	_	15	_	15	_	20	ns
		WRIT	E CYC	LE TIM	ING							
twc	Write Cycle Time	25	_	30	_	35	_	45	_	65	_	ns
twpw	Write Pulse Width <sup>2</sup>	15	_	20	_	25	_	35	_	50	_	ns
twR	Write Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
tos	Data Setup Time	10	_	10	_	10	_	15	_	20	_	ns
t <sub>DH</sub>	Data Hold Time	0	_	0	_	0	_	0	_	0	_	ns
		R	ESET 1	IMING	i							
trsc	Reset Cycle Time	25	_	30	_	35	_	45	_	65	_	ns
t <sub>RS</sub>	Reset Pulse Width <sup>2</sup>	15	_	20	_	25	_	35	_	50	_	ns
t <sub>RSR</sub>	Reset Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
t <sub>RRSS</sub>	Read HIGH to RS HIGH	15	-	20	_	25	_	35	_	50	_	ns
twrss	Write HIGH to RS HIGH	15	_	20	_	25	_	35	_	50	_	ns
		RETR	ANSMI	ТТІМІ	NG <sup>5</sup>							
trtc	Retransmit Cycle Time	25	_	30	_	35	_	45	_	65	_	ns
t <sub>RT</sub>	Retransmit Pulse Width <sup>2</sup>	15	_	20	_	25	_	35	_	50	_	ns
t <sub>RTR</sub>	Retransmit Recovery Time	10	_	10	_	10	_	10	_	15	_	ns
,		F	LAG T	IMING	•		•	•		•	•	•
t <sub>EFL</sub>	Reset LOW to Empty Flag LOW	_	25	_	30	_	35	_	45	_	65	ns
thfh,ffh	Reset LOW to Half-Full and Full Flags HIGH	_	25	_	30	_	35	_	45	_	65	ns
t <sub>REF</sub>	Read LOW to Empty Flag LOW	_	15	_	20	_	25	_	35	_	45	ns
t <sub>RFF</sub>	Read HIGH to Full Flag HIGH	_	15	_	20	_	25	_	35	_	45	ns
twer	Write HIGH to Empty Flag HIGH	_	15	_	20	_	25	_	35	_	45	ns
twff	Write LOW to Full Flag LOW	_	15	_	20	_	25	_	35	_	45	ns
twhF	Write LOW to Half-Full Flag LOW	_	15	_	20	_	25	_	35	_	45	ns
t <sub>RHF</sub>	Read HIGH to Half-Full Flag HIGH	_	15	_	20	_	25	_	35	_	45	ns
		EXP	ANSIO	N TIMI	NG							
txoL	Expansion Out LOW	_	18	_	20	_	25	_	35	_	50	ns
tхон	Expansion Out HIGH	_	18	_	20	_	25	_	35	_	50	ns
t <sub>XI</sub>	Expansion In Pulse Width	15	_	20	_	25	_	35	_	50	_	ns
t <sub>XIR</sub>	Expansion In Recovery Time	10	_	10	_	10	_	10	_	10	_	ns
txis	Expansion in Setup Time	7	_	10	_	10	_	15	_	15	_	ns

# NOTES:

- 1. All timing measurements are performed at 'AC Test Condition' levels.
- 2. Pulse widths less than minimum value are not allowed.

## **TIMING DIAGRAMS**




Figure 10. Reset Timing




Figure 11. Asynchronous Write and Read Operation




Figure 12. Full Flag From Last Write to First Read




Figure 13. Empty Flag From Last Read to First Write




Figure 14. Read Data Flow-Through




Figure 15. Write Data Flow-Through




Figure 16. Empty Flag Timing




Figure 17. Full Flag Timing




Figure 18. Half-Full Flag Timing




Figure 19. Retransmit Timing




Figure 20. Expansion-Out Timing






Figure 21. Expansion-In Timing


## **PACKAGE DIAGRAMS**



28-pin, 300-mil PDIP



28-pin, 300-mil SOJ



32-pin, 450-mil PLCC

## ORDERING INFORMATION

