## SM5K3/SM5K4 SM5K5

## DESCRIPTION

The SM5K3/5K4/5K5 are CMOS 4-bit single-chip microcomputers incorporating 4-bit parallel processing function, ROM, RAM, 10-bit A/D converter and timer/counters.
It provides three kinds of interrupts and 4 levels subroutine stack. Being fabricated through CMOS process, the chip requires less power and available in a small package : best suitable for Low power controlling, compact equipment like a precision charger.

## FEATURES

- ROM capacity : $2048 \times 8$ bits
- RAM capacity : $128 \times 4$ bits
- Instruction sets : 50
- Subroutine nesting : 4 levels
- l/O port :

Input 8
Output 4
Input/output 12 (36QFP/32SOP) 11 (30SDIP) 8 (28SOP)

- Instruction cycle time :
$1 \mu \mathrm{~s}$ (MIN.) ( 2 MHz , at $5 \mathrm{~V} \pm 10 \%$ ) (SM5K3/5K5)
$2 \mu \mathrm{~s}(\mathrm{MIN}).(1 \mathrm{MHz}$, at 2.2 to 5.5 V$)(\mathrm{SM} 5 \mathrm{~K} 3 / 5 \mathrm{~K} 5)$
$1 \mu \mathrm{~s}$ (MIN.) ( $1.67 \mathrm{MHz} \pm 20 \%$, at $5 \mathrm{~V} \pm 10 \%$ ) (SM5K4)
- Large current output pins (LED direct drive) :

15 mA (TYP.) x 4 (sink current)

- Supply voltages :
2.2 to $5.5 \mathrm{~V}(\mathrm{SM} 5 \mathrm{~K} 3 / 5 \mathrm{~K} 5)$
2.7 to 5.5 V (SM5K4)
- Packages :

30-pin SDIP (SDIP030-P-0400)
32-pin SOP (SOP032-P-0525)
36-pin QFP (QFP036-P-1010)
28-pin SOP (SOP028-P-0450) (SM5K3/5K5)
24-pin SSOP (SSOP024-P-0275) (SM5K4)

* In case of using crystal oscillator
- Interrupts :

Internal interrupt $\times 1$ (timer)
External interrupt x 2 (2 external interrupt inputs)

- A/D converter :

Resolution 10 bits
Channels 4

- Timer/counter : 8-bit x 1
- Built-in main clock oscillator for system clock

Ceramic/crystal oscillator (SM5K3/5K5)
CR oscillator (SM5K4)

- Signal generation for real time clock* (SM5K3/5K5)
- Built-in 15 stages divider
(for real time clock* : SM5K3/5K5)


## PIN CONNECTIONS



## BLOCK DIAGRAM



## Nomenclature

| A | : A register | INT | : Interrupt control unit |
| :--- | :--- | :--- | :--- |
| A/D | $:$ A/D converter unit | P0-P5 | : Port register |
| ALU | : Arithmetic logic unit | Pu, PL | : Program counter |
| BM, BL | $:$ RAM address register | R8, R9, RC, RE, RF : Mode register |  |
| C | Carry flag | RA | : Count register |
| IFA, IFB, IFT : Interrupt request flag | RB | : Modulo register |  |
| IME | Interrupt master enable flag | SB | : SB register |
| INST. DEC.. | Instruction decoder | SR | : Stack register |

## PIN DESCRIPTION

| SYMBOL | I/0 | FUNCTION |
| :---: | :---: | :---: |
| $\overline{\mathrm{PO}_{0}-\overline{\mathrm{PO}_{3}}}$ | O | High current output (sink current 15 mA ) |
| $\mathrm{P} 1_{0}-\mathrm{P} 1_{1}$ | I | Input (standby release) (counter input : $\mathrm{P} 1_{1}$ ) with pull-up resistor |
| $\mathrm{P}_{12}-\mathrm{P}_{1}$ | 1 | Input (standby release) with pull-up resistor |
| $\mathrm{P} 20-\mathrm{P} 23$ | I/O | Input (with pull-up resistor) or output (independent) |
| $\mathrm{P}_{3}-\mathrm{P}_{3}$ | 1 | Input (also used as analog input) with pull-up resistor |
| P40-P43, $\mathrm{P}_{5}{ }_{0}-\mathrm{P} 5_{3}$ | 1/0 | Input (with pull-up resistor) and output |
| OSCIn, OSCout | I/O | Ceramic/crystal oscillation pin (SM5K3/5K5)/CR oscillation pin (SM5K4) |
| RESET | I | Reset signal input with pull-up resistor |
| VR, AGND | 1 | A/D converter reference supply input port |
| Vod, GND | 1 | Power supply, Ground |

NOTE :
Symbols apply to $32-$ pin SOP and 36 -pin QFP. (In case of $30-$ pin SDIP, P5 does not exist. In case of 28 -pin SOP, P50-P53 do not exist. In case of 24 -pin SSOP, $\mathrm{P1}_{2}, \mathrm{P1}_{3}, ~ \mathrm{P} 3_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ pins do not exist.)

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | CONDITIONS | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vod |  | -0.3 to +7.0 | V |
| Input voltage | $V_{1}$ |  | -0.3 to V DD +0.3 | V |
| Output voltage | Vo |  | -0.3 to VDD+0.3 | V |
| Maximum output current | Іон | High-level output current (all outputs) | 4 | mA |
|  | looo | Low-level output current ( $\left.\mathrm{PO} 0_{0}-\overline{\mathrm{PO}_{3}}\right)$ | 30 | mA |
|  | loL1 | Low-level output current (all but $\overline{\mathrm{PO}_{0}-\overline{\mathrm{PO}}_{3} \text { ) }}$ | 4 | mA |
| Total output current | $\sum_{10 \mathrm{H}}$ | High-level output current (all outputs) | 20 | mA |
|  | 「ıo | Low-level output current (all outputs) | 80 | mA |
| Operating temperature | Topr |  | $\begin{gathered} \hline-20 \text { to }+70(\text { SM5K3/5K5 }) \\ -20 \text { to }+85(\mathrm{SM} 5 \mathrm{~K} 4) \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tsta |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

(SM5K3/5K5)

| PARAMETER | SYMBOL | CONDITIONS | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  | 2.2 to 5.5 | V |
| Instruction cycle | Tsys | $\mathrm{V}_{\mathrm{DD}}=2.2$ to 5.5 V | 2 to 61 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 1 to 61 |  |
| Main clock frequency (OSCin-OSCout) | fosc | $\mathrm{V}_{\mathrm{DD}}=2.2$ to 5.5 V | 1 M to 32.768 k | Hz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 2 M to 32.768 k |  |

(SM5K4)

| PARAMETER | SYMBOL | CONDITIONS | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  | 2.7 to 5.5 | V |
| Instruction cycle | Tsys | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 2 to 5 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 1 to 5 |  |
| Main clock frequency * (OSCIn-OSCout) | fosc | $V_{D D}=2.7$ to 5.5 V | 1 M to 400 k | Hz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 2 M to 400 k |  |

* Degree of fluctuation frequency : $\pm 20 \%$


## OSCILLATION CIRCUIT

- SM5K3/5K5

* Reference only : Circuit configuration varies according to oscillator used.


## NOTES :

- The typical oscillation frequency shall be determined in consideration of operating condition and fluctuation frequency.
- Mount Rf, RD, $\mathrm{C}_{1}, \mathrm{C}_{2}$, Oscillator (SM5K3/5K5)/Rf (SM5K4) as close as possible to the oscillator pins of the LSI, in order to reduce an influence from floating capacitance.
- Since the value of resistor Rf, RD, C $1, \mathrm{C}_{2}$, Oscillator (SM5K3/5K5)/Rf (SM5K4) varies depending on circuit pattern and others, the final Rf, RD, $\mathrm{C}_{1}, \mathrm{C}_{2}$, Oscillator (SM5K3/5K5)/Rf (SM5K4) value shall be determined on the actual unit.
-SM5K4

$\mathrm{Rf}=33 \mathrm{k} \Omega$
(fosc $=1.67 \mathrm{MHz}$, TYP.)
- Don't connect any line to OSCin and OSCout except oscillator circuit.
- Don't put any signal line across the oscillator circuit line.
- On the multilayer circuit, do not let the oscillator circuit wiring cross other circuit.
- Minimize the wiring capacitance of GND and VDD .


## DC CHARACTERISTICS

- SM5K3 (Topr $=-20$ to $+70^{\circ} \mathrm{C}$, TYP. value : VDD $=5.0$ or 3.0 V , Unless otherwise noted.)



## NOTES :

| 1. Applicable pins | $\mathrm{P} 1_{2}, \mathrm{P}_{1}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 3_{0}-\mathrm{P} 3_{3}$ (digital input mode), $\mathrm{P}_{4}-\mathrm{P} 4_{3} \mathrm{P}_{5}-\mathrm{P} 5_{3}$ |
| :---: | :---: |
| 2. Applicable pins | OSCIN, RESET, P10, P1 ${ }_{1}$ |
| 3. Applicable pins : | RESET, $\mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 40-\mathrm{P} 4_{3}$, $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ (digital input mode) |
| 4. Applicable pins : | $\mathrm{P} 30-\mathrm{P} 33^{\text {(analog input mode) }}$ |
| 5. Applicable pins | $\overline{\mathrm{P} 0} 0-\overline{\mathrm{PO}}_{3}$ (high current mode) |
| 6. Applicable pins | P20-P23, P40-P4 ${ }_{3}, \mathrm{P} 50-\mathrm{P} 53$ (output mode) ${ }^{* 1}$ |
| 7. Applicable pins : | $\mathrm{P} 30-\mathrm{P}_{3}{ }^{* 2}$ |

1. Applicable pins: $\mathrm{P}_{2}, \mathrm{P1}_{3}, \mathrm{P}_{0}-\mathrm{P}_{2}, \mathrm{P}_{0}-\mathrm{P} 3_{3}$ (digital input mode), $\mathrm{P} 4_{0}-\mathrm{P} 4_{3} \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$

OSCIN, RESET, P1o, P1 $\mathrm{P}_{50}-\mathrm{P} 53$ (digital input mode)
4. Applicable pins : $\mathrm{P}_{0}-\mathrm{P} 3_{3}$ (analog input mode)
5. Applicable pins : $\overline{\mathrm{PO}_{0}}-\overline{\mathrm{PO}_{3}}$ (high current mode)
6. Applicable pins: $\mathrm{P}_{2}-\mathrm{P} 2_{3}, \mathrm{P} 40-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode) ${ }^{* 1}$
7. Applicable pins : $\mathrm{P}_{3}-\mathrm{P}_{3}{ }^{* 2}$
8. No load (A/D conversion is stop.)
9. $A / D$ conversion in operation (operation enable)
10. $A / D$ conversion in stop (operation disable)
*1 In case of 32-pin SOP and 36-pin QFP.
(In case of 30-pin SDIP, P52 dose not exist. In case of
28-pin SOP, P50-P53 do not exist.)
*2 P3 ports are normally used for input ports with pull-up resistor. These ports can be also used.

- SM5K4
(ToPR $=-20$ to $+85^{\circ} \mathrm{C}$, TYP. value : $\mathrm{VDD}=5.0$ or 3.0 V , Unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{H}+1}$ |  |  |  | $0.8 \times \mathrm{VDD}$ |  | VDD | V | 1 |
|  | VL1 |  |  |  | 0 |  | $0.2 \times \mathrm{VDD}$ |  |  |
|  | $\mathrm{V}_{\mathrm{H} 2}$ |  |  |  | $0.9 \times \mathrm{V}_{\text {D }}$ |  | Vod | V | 2 |
|  | VIL2 |  |  |  | 0 |  | $0.1 \times \mathrm{VDD}$ |  |  |
| Input current | IL1 | V IN $=0 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V | 1.0 | 25 | 90 | $\mu \mathrm{A}$ | 3 |
|  | 1 l 1 |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 15 | 70 | 250 |  |  |
|  | $\mathrm{l}_{1+1}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  | 3.0 |  |  |
|  | IL2 | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  |  | 1.0 | 10 | $\mu \mathrm{A}$ | 4 |
|  | Інн2 | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 1.0 | 10 |  |  |
| Output current | loL1 | V o $=1.0 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V | 3 | 15 |  | mA | 5 |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 12 | 25 |  |  |  |
|  | Іон1 | $\mathrm{V}_{0}=\mathrm{V}_{\text {do }}-0.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V | 0.2 | 1.5 |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 0.8 | 2.2 |  |  |  |
|  | loL2 | V O $=1.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 4.0 | 9.0 |  | mA | 6 |
|  | Іон2 | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V | 0.2 | 2.0 |  |  |  |
|  |  |  |  | $V_{D D}=4.5$ to 5.5 V | 0.8 | 2.4 |  |  |  |
|  | Іонз | $\mathrm{V}_{\text {OH }}=\mathrm{V}_{\text {DD }}-1.0 \mathrm{~V}$ |  | $V_{D D}=4.5$ to 5.5 V | 0.5 |  |  | mA | 7 |
| Supply current | IDD | fosc $=1.0 \mathrm{MHz}$ |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  | 1200 | 2800 | $\mu \mathrm{A}$ | 8 |
|  |  |  |  | $V_{D D}=2.7$ to 3.3 V |  | 300 | 900 |  |  |
|  |  |  |  | $V_{\text {DD }}=4.5$ to 5.5 V |  | 600 | 1400 |  |  |
|  | Ihlt | fosc | $=2.0 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  | 760 | 1700 |  |  |
|  |  | fosc $=1.0 \mathrm{MHz}$ <br> $\mathrm{V}_{\text {DD }}=2.7$ to 5.5 V |  |  |  | 400 | 1000 |  |  |
|  | Istop |  |  |  |  |  | 5 |  |  |
|  | Ive | A/D conversion in operation |  | $V_{\text {DD }}=2.7$ to 3.3 V |  | 130 | 350 | $\mu \mathrm{A}$ | 9 |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  | 220 | 500 |  |  |
|  |  | AD co | conversion in stop | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  |  | 3 | $\mu \mathrm{A}$ | 10 |
| A/D conversion | Resolution |  |  |  |  |  | 10 | bit |  |
|  | Differen linearity |  | $\begin{aligned} & \text { fosc }=1.0 \mathrm{MHz} \\ & \text { Topr }=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{V} D=\mathrm{VR}=5.0 \mathrm{~V}$ |  | $\pm 2.5$ | $\pm 4.0$ | LSB |  |
|  | Sequen linearity |  | $\begin{aligned} & \text { fosc }=1 \mathrm{MHz} \\ & \text { Topr }=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{V} D=\mathrm{VR}=5.0 \mathrm{~V}$ |  | $\pm 3.2$ | $\pm 5.0$ |  |  |
|  | Total er |  | $\begin{aligned} & \text { fosc }=1 \mathrm{MHz} \\ & \text { Topr }=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{V} D=\mathrm{VR}=5.0 \mathrm{~V}$ |  | $\pm 4.0$ | $\pm 6.0$ |  |  |
| Reference clock oscillator frequency | fosc | $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Rf}=33 \mathrm{k} \Omega$ |  |  | 1.34 | 1.67 | 2.0 | MHz |  |

## NOTES :

8. No load (A/D conversion in stop)
9. A/D conversion in operation (A/D conversion enable)
10. $A / D$ conversion in stop (A/D conversion disable)
*1 In case of 32-pin SOP and 36-pin QFP.
(In case of 30 -pin SDIP, P 52 pin dose not exist. In case of 24-pin SSOP, $\mathrm{P}_{2}, \mathrm{P}_{3}, \mathrm{P} 3_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ pins do not exist.)
*2 P3 ports are normally used for input port with pull-up resistor. These ports can be also used as a suspected case of output port.

- SM5K5
(Topr $=-20$ to $+70^{\circ} \mathrm{C}$, TYP. value : $\mathrm{Vdd}=5.0$ or 3.0 V , Unless otherwise noted.)



## NOTES :

1. Applicable pins: $\mathrm{P1}_{2}, \mathrm{P1}_{3}, \mathrm{P}_{2}-\mathrm{P}_{2}, \mathrm{P}_{0}-\mathrm{P}_{3}$ (digital input mode), $\mathrm{P} 40-\mathrm{P} 4_{3}, \mathrm{P}_{5}-\mathrm{P}_{3}{ }_{3}{ }^{*}$
2. Applicable pins: OSCIN, $\overline{\mathrm{RESET}}, \mathrm{P} 1_{0}, \mathrm{P} 1_{1}$
3. Applicable pins : $\overline{\mathrm{RESET}}, \mathrm{P} 1_{0}-\mathrm{P} 1_{3}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}, \mathrm{P} 4_{0}-\mathrm{P} 4_{3}$, P50-P53 (digital input mode)* ${ }^{*}$
4. Applicable pins : $\mathrm{P}_{0}-\mathrm{P} 3_{3}$ (analog input mode)
5. Applicable pins : $\overline{\mathrm{PO}_{0}}-\overline{\mathrm{PO}_{3}}$ (high current port)
6. Applicable pins: $\mathrm{P}_{2}-\mathrm{P} 2_{3}, \mathrm{P}_{0}-\mathrm{P} 4_{3}, \mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ (output mode) ${ }^{* 1}$
7. No load (A/D conversion in stop)
8. $A / D$ conversion in operation (operation enable)
9. $A / D$ conversion in stop (operation disable)
*1 In case of 32-pin SOP and 36-pin QFP.
( In case of 30-pin SDIP, P52 dose not exist. In case of 28-pin SOP, $\mathrm{P} 50-\mathrm{P} 53$ do not exist.)

## SYSTEM CONFIGURATION <br> A Register and X Register

The A register (or accumulator : Acc) is a 4-bit general purpose register. The register is mainly used in conjunction with the ALU, C flag and RAM to transfer numerical value and data to perform various operations. The A register is also used to transfer data between input and output pins.
The X register (or auxiliary accumulator) is a 4-bit register and can be used as a temporary register.
It loads contents of the A register or its content is transferred to the A register. When the table reference instruction PAT is used, the $X$ and $A$ registers load ROM data. A pair of $A$ and $X$ registers can accommodate 8-bit data.


Fig. 1 Data Transfer Example between A Register and X Register

## Arithmetic and Logic Unit (ALU) and

 Carry Signal CyThe ALU performs 4-bit parallel operation


Fig. 2 ALU

The ALU operates binary addition in conjunction with RAM, C flag and A register. The carry signal Cy is generated if a carry occurs during ALU operation. Some instructions use Cy : ADC instruction sets/clears the content of the C flag; ADX instruction causes the program to skip the next instruction. Note that Cy is the symbol for carry signal and not for C flag.

## $B$ Register and SB Register

## - B register (Вм, Bц)

The B register is an 8 -bit register that is used to specify the RAM address. The upper 4 -bit section is called $\mathrm{Bm}_{\text {м register and lower 4-bit BL. }}$

- SB register

The SB register is an 8-bit register used as the save register for the $B$ register. The contents of $B$ register and SB register can be exchanged through EX instruction.


Fig. 3 B Register and SB Register

## Data Memory (RAM)

The data memory (RAM) is used to store data up to $4 \times 16 \times 8=512$ bits.

| File <br> (0-7) | $\underbrace{\text { Word }}(0-\mathrm{FH})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }_{\mathrm{BM}}^{\mathrm{BL}}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $※$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | rd | 4-b |

Fig. 4 RAM File and Word

## Program Counter PC and Stack Register SR

The program counter PC specifies the ROM address. The PC consists of 12-bit as shown in Fig. 5 : The upper 6-bit ( Pu ) represents a page while the lower 6-bit (PL) denotes a step. The Pu section is a register and the $P\llcorner$ section, a binary counter.

Execution of interrupt handling and the table reference instruction PAT also automatically uses 1 stage of the stack register SR.


Fig. 5 Program Counter PC and Stack Register SR

## Program Memory (ROM)

The ROM is used to store the program. The capacity of the ROM is 2048 -step ( 32 -page by $64-$
step. See Fig. 6). The configuration of the ROM and program jumps are illustrated in Fig. 7.


Specifies a page (Pages 00н-3Fн)


Fig. 6 Page and Step for ROM


Number in a circle is a step number in the program jump.

Fig. 7 ROM Configuration and Program Jump Example

## Output Latch Register and Mode Register

The SM5K3/5K4/5K5 contain 6 output-latch registers and 8 mode-registers which either latch contents of output ports or control some functions of the SM5K3/5K4/5K5.

An output latch register sets the output level of the pin to which it is connected.
Refer to the section of "MODE REGISTERS" concerning about the details mode registers.
These registers, their functions and available transfer instructions are shown in Table 1 below.

Table 1 Output Latch Registers and Mode Registers

| SYMBOL | FUNCTION | OUT | INL | OUT | IN/TPB | ANP/ORP | CONTENT OF BL |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 | Output register | O | - | O | - | O | 0 |
| P1 | Input register | - | O | - | O | - | 1 |
| P2 | I/O register (independent) | - | - | O | O | O | 2 |
| P3 | Input register (and analog input) | - | - | - | O | - | 3 |
| R3 $^{2}$ | Control register | - | - | O | - | - | 0 |
| P4 | I/O register | - | - | O | O | O | 4 |
| P5 | I/O register | - | - | O | O | O | 5 |
| R8* | A/D data/control register | - | - | O | O | - | 8 |
| R9* | A/D data register | - | - | O | O | - | 9 |
| RA* | Timer/counter register | - | - | O | O | - | A |
| RB* | Timer/modulo register | - | - | O | O | - | B |
| RC | Timer control register | - | - | O | O | - | C |
| RE | Interrupt mask register | - | - | O | O | - | E |
| RF | P2 directional register | - | - | O | O | - | F |

[^0]
## NOTE :

Bit 4 (R84) in the R8 register is read only.
(Read or write operation of this bit does not affect any other operation.)

## FUNCTIONAL DESCRIPTION

## Hardware Reset Function

Reset function initializes the SM5K3/5K4/5K5 systems. When the input on the RESET pin goes Low, the system enters reset condition after 2 command cycles. After the $\overline{\text { RESET }}$ pin goes High level, the reset condition is removed as the input
pulse from OSCin pin repeats $2^{15}$ times, forcing the program counter to start at 0 page and 0 address. Initialized status of the system immediately after resetting is shown below.

Table 2 Status of Flags and Registers Immediately after Reset

| FLAG REGISTER | STATUS | FLAG REGISTER | STATUS |
| :--- | :---: | :--- | :---: |
| PC | 0 | IFA flag | 0 |
| SP | Level 1 | IFB flag | 0 |
| RAM | Undefined | IFT flag | 0 |
| Register A | Undefined | IME flag | 0 |
| Register X | Undefined | C flag | Undefined |
| P0, P2, P4, P5 output latch register | 0 | Bм, BL registers, SB register | Undefined |
| Timers (RA, RB), divider | 0 | R3, R8*, R9, RC, RE, RF | 0 |

* The content of the bit R84 is undefined because it is read only.

Reset causes the following changes.

1) I/O pins are set input.
2) All mode registers are reset.
3) Output latch register PO is reset, causing $\overline{\mathrm{PO}}$ to $\overline{\mathrm{PO}_{3}}$ pins go High level.
4) Interrupt request flags (IFA, IFB, and IFT), interrupt master enable flag (IME) are reset, disabling all interrupts.

## Standby Feature

The standby function saves power by stopping the program whenever it is not necessary to run. The mode in which the microcomputer is executing the program is called the run mode and the mode in which it stops the program is called the standby mode. Standby mode is further divided into two modes : stop mode and halt mode, one of which is selected by halt instruction or stop instruction. Upon removal of standby condition, the SM5K3/5K4/5K5 return from the standby mode to the normal run mode. To enter the standby mode, select either stop mode or halt mode whichever is appropriate (Fig. 8).


Fig. 8 Operation Shift of Program

## - Blocks stopped during standby mode

## In the halt mode

The system clock generating circuit stops during the halt mode, deactivating all the blocks driven by the system clock. The main clock and dividers remain active. This means that timers can be used while in the halt mode. Both internal and external clocks can be used as the count clock.

## In the stop mode

The main clock and system clock stop upon entering the stop mode. Therefore, only timers using the external clock remain active.

## - Counters that the system retains during standby mode

The contents that will be retained in the halt mode will also be retained in the stop mode. These items are shown in Table 3.

Table 3 System Contents Secured During Standby Mode

| FLAG | REGISTER | OUTPUT LATCH REGISTER/MODE REGISTER | OTHER |
| :---: | :--- | :---: | :---: |
| IFA flag | A register | P0, P2, R3, P5 | RAM |
| IFB flag | X register | R8, R9, RA, RB |  |
| IFT flag | Bм, Bь register | RC, RE, RF |  |
| IME flag | SP |  |  |
| C flag | SR |  |  |

- Releasing events of standby mode (6-type)

| RELEASING EVENT | FLAG | INT/EXT | MASKABLE / NONMASKABLE | PRIORITY |
| :--- | :---: | :---: | :--- | :---: |
| Reset input | - | External | Nonmaskable | - |
| Low level input on P1o pin | IFA | External | Maskable | 1 |
| Low level input on $\mathrm{P} 1_{1}$ pin | IFB | External | Maskable | 2 |
| Low level input on $\mathrm{P1}_{2}$ pin | - | External | Nonmaskable | - |
| Low level input on $\mathrm{P} 1_{3}$ pin | - | External | Nonmaskable | - |
| Timer overflow | IFT | Internal | Maskable | 3 |

## - Usage of halt mode and stop mode

The system returns back to the normal operation mode upon occurring of a standby mode releasing condition. The halt mode should be used when the system must enter and exit normal operation frequently as in the case of key operation.
The halt mode should also be used to keep timers that are operating from the internal clock, while in the standby mode.
The stop mode further saves power than the halt mode but requires slightly longer time to return to
the normal mode. Therefore, the stop mode should be used when the system will not be required to return to the normal mode in a short time.

## Interrupt Feature

The interrupt block consists of mask flags (bits REO, RE1 and RE2), IME flag and interrupt request handling circuit. Fig. 9 shows the configuration of the interrupt block.


Fig. 9 Interrupt Block Diagram

## - Interrupt used with SM5K3/5K4/5K5

Interrupt event occurs on the falling edge of $\mathrm{P} 1_{0}$ or $\mathrm{P} 1_{1}$ pin input, or the overflow at the timer. These events set flags IFA, IFB and IFT respectively, that then serve as interrupt request flag.

Table 4 shows interrupt handling priority level and jump address.

Table 4 Interrupt Event Summary

| INTERRUPT EVENT <br> (REQUEST FLAG) | JUMP ADDRESS |  | PRIORITY ORDER | INTERRUPT MASK FLAG |
| :--- | :---: | :---: | :---: | :---: |
|  | PAGE | STEP |  |  |
| Falling edge of input on P1o (IFA) | 2 | 0 | 1 | RE1 |
| Falling edge of input on P1 (IFB) | 2 | 2 | 2 | RE2 |
| Timer overflow (IFT) | 2 | 4 | 3 |  |

## - IME flag (master enable flag)

The IME enables or disables all interrupts at the same time. The IE command, when executed, sets the IME flag and enables the interrupt specified by the mask flag setting. The ID command resets the IME flag, disabling process of any interrupt request. Setting the IME flag to reset after releasing hardware reset, all interrupts are inhibited.

## - Mode register RE (interrupt mask flag)

The mode register RE (RE0, RE1 and RE2; interrupt mask flag) individually enables or disables three type of interrupts.

## Timer/Counter

The SM5K3/5K4/5K5 have a pair of built-in timer/counter. The timer/counter are used to handle periodic interrupts and to count. The overflowing timer can be used to disable the halt mode. The timer/counter serve as interval timer.
The timer/counter consists of an 8-bit count register RA, modulo register RB (for counter initial value setting), 15-bit divider and 4-bit mode register RC (for count clock selection). The configuration of the timer/counter is shown in Fig. 10.


Fig. 10 Configuration of Timer/Counter

## - Selecting count clock

A count clock is selected by the bit settings in the
mode register RC.
Table 5 Count Clock Selection

| LOWER 2-BIT OF RC BITS |  | SELECTED COUNT CLOCK |  |
| :---: | :---: | :--- | :---: |
| $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| 0 | 0 | fsys (system clock) |  |
| 0 | 1 | $\mathrm{f}_{\text {sys }} / 2^{7}$ |  |
| 1 | 0 | $\mathrm{f}_{\text {srs }} / 2^{15}$ |  |
| 1 | 1 | External event clock ( $\mathrm{P} 1_{1}$ ) |  |

## A/D Conversion

The SM5K3/5K4/5K5 are provided with a built-in 10-bit A/D converter having 4-channel multiplexer analog inputs. The A/D converter operates in $A / D$ conversion mode and comparison mode. In the A/D conversion mode, the converter converts the analog input from the P3 pin to the digital value; and in the comparison mode, it compares the input analog amplitude with that of a reference voltage set inside the SM5K3/5K4/5K5. The P3o to P33 pins can be used as analog voltage inputs. One or more of these 4 inputs can be set to assume A/D pin by the bit operation of the mode register R3. One of these $A / D$ pins is further set as analog input
by the bit operation of the mode register R8. The A/D converter is controlled by the bits set in the mode register R8. For details of the mode register R8, refer to " MODE REGISTERS R8 ".
Configuration of the A/D converter is illustrated in Fig. 11.

## CAUTIONS

- Keep the A/D converter reference voltage on the VR pin equal to or below $V_{\text {do }}$.
- Do not apply the voltage to the VR pin before $V_{D D}$ is applied.
- Connect AGND to GND.


Fig. 11 A/D Converter Block Diagram

## A/D CONVERSION MODE

In the A/D conversion mode, the converter converts the analog input voltage to the digital value. The analog input voltage is successively compared with the internal voltage charged on the weighted capacitor array until its digital equivalent is determined. The resultant digital data is stored into the mode registers R8 and R9.
The conversion requires $152.5 \mu \mathrm{~s}$ (main clock at $400 \mathrm{kHz} /$ system clock at $5 \mu \mathrm{~s}$ ) or 1.86 ms (main clock at $32.768 \mathrm{kHz} /$ system clock at $61 \mu \mathrm{~s}$ ).

## COMPARISON MODE

In the comparison mode, the analog voltage from one of $\mathrm{P} 3_{0}$ to $\mathrm{P}_{3}$ pins is compared, in amplitude, with internally generated voltage whose value is set by the mode registers R8 and R9. The result data of the comparison is saved into the bit 4 (bit R84) position of the mode register R8. The comparison cycle lasts $62.5 \mu \mathrm{~s}$ (main clock at 400 kHz , system clock at $5 \mu \mathrm{~s}$ ) or $763 \mu \mathrm{~s}$ (main clock at 32.768 $\mathrm{kHz} /$ system clock at $61 \mu \mathrm{~s}$ ).

## MODE REGISTERS

The registers which control functions of the SM5K3/5K4/5K5 and which serve as counter/timer are commonly referred to as "mode registers". In the SM5K3/5K4/5K5, R8 to RB are 8-bit mode registers; and R3, RC, RE and RF are 4-bit mode registers.
To set data into the mode registers, the OUT command is used; and to check the contents of the mode registers IN command is used.

## R3 (A/D pin selection register)

Any pin on 4-pin port P3 can be set accommodate analog voltage (hereafter called A/D pin).
Bit 3 0

Bit $i(i=3$ to 0$)$
Sets P3i pin to either general purpose input or A/D pin

0 | (General purpose) input
$1 \mid A / D$ input

* Select one pin which is to be selected by mode register R8.


## R8 (A/D conversion control \& A/D data register)

An 8-bit register used to control $A / D$ conversion and storing part of $A / D$ conversion result. It also stores the results of comparison.

## Bit 7 <br> 0 <br> 

Bits 7 to 6
Storage of A/D conversion result (A/D conversion mode) and setting of internal voltage (comparison mode)

- Use as part of a 10-bit data ragister in combination with mode register R9.
- Bit R86 is the LSB.
- Store lower 2-bit of converted data in A/D conversion mode.
- Use as lower 2-bit of internal voltage setting data in comparison mode.

Bit 5

* A/D operation enable/disable flag
0 | Disable (A/D power source off)

Bit 4
Storages of comparison result (read only)
0 | P3i pin voltage < internal setting voltage
1 | P3i pin voltage > internal setting voltage
( $\mathrm{i}=3$ to 0 )
Bit 3

* S/R flag (start/clear)

0 | End of operation (or stop)
1 | Start of operation (or in operation)
Bit 2
Operation mode selection
$0 \mid A / D$ conversion
1| Comparison
Bits 1 to 0
Select one of $A / D$ pins as $A / D$ conversion

| $00 \mid P 3_{0}$ |
| :--- |
| $\frac{01 \mid P 3_{1}}{10 \mid P 3_{2}}$ |
| $11 \mid P 3_{3}$ |

* When operation is end, these bits are cleared.


## R9 (A/D data register)

The register to store the upper 8-bit of 10-bit data resulting from $A / D$ conversion.

## Bit 7 <br> 0



Bit $\mathrm{i}(\mathrm{i}=7$ to 0$)$
Storages of A/D conversion result (A/D conversion mode) and setting of internal voltage (comparison mode)

- Uses as part of a 10-bit data register in combination with mode register R8.
- Bit R97 is the MSB.
- Stores upper 8-bit of A/D conversion result.
- Uses as upper 8-bit of internal voltage setting data in comparison mode.


## RA (Count register)

Bit 7
0


Bit i $(\mathrm{i}=7$ to 0$)$
Count clock input register

- Uses as counter part of timer/counter (count clock input).
- Loads the content of RB to RA when the RA overflows or when OUT command ( $\mathrm{BL}_{\mathrm{L}}=0 \mathrm{~A}_{\boldsymbol{H}}$ ) is executed.
$R A \leftarrow R B$
- Loads the content of RA to $X$ and $A$ registers upon execution of $I N$ command ( $B L=0 A_{H}$ ).
$(X, A) \leftarrow R A$
- Bit $7=$ MSB, bit $0=$ LSB


## RB (Modulo register)

Bit 7


Bit $\mathrm{i}(\mathrm{i}=7$ to 0$)$
Count initial value storage register

- Uses as modulo register of timer/counter
- Loads the content of RB to $X$ and $A$ registers upon execution of
IN command ( $\mathrm{BL}=0 \mathrm{BH}$ ) : $\mathrm{X}=$ upper bits,
A = lower bits.

$$
(\mathrm{X}, \mathrm{~A}) \leftarrow \mathrm{RB}
$$

- Loads the contents of $X$ and $A$ registers to RB upon execution of
OUT command $\left(\mathrm{BL}_{\mathrm{L}}=0 \mathrm{~B}_{\mathrm{H}}\right): \mathrm{X}=$ upper bits,
A = lower bits.
$R B \leftarrow(X, A)$
- Bit 7 : MSB, Bit 0 : LSB


## RC (Timer control)

Bit 3
0


Bit 3
Starts up count of the timer.
$\frac{0 \mid \text { Stop }}{1 \mid \text { Start }}$

Bit 2 (Unused)
Bits 1 to 0
Select the source clock to the timer.

| $00 \mid$ fsys (system clock) |
| :--- |
| $\frac{1 \mid \text { fsys/2 }}{}{ }^{7}$ |
| $10 \mid$ fsys/2 $2^{15}$ |
| 11 Falling edge input on $\mathrm{P} 1_{1}$ pin |

## RE (Interrupt mask flag)

Bit 3
0


Bit 3 (Unused)
Bit 2
Removes overflow interrupt from timer or standby condition.

0 | Disable
1| Enable
Bit 1
Interrupts on the falling edge of input from $\mathrm{P} 1_{1}$ pin, or releases of standby mode by the Low input from P1, pin.

| $0 \mid$ Disable |
| :--- |
| $1 \mid$ Enable |

Bit 0
Interrupts on the falling edge of input on P 10 pin, or releases of standby mode by the Low input from P1o pin.

| $0 \mid$ Disable |
| :--- |
| $1 \mid$ Enable |

## RF (P2 port direction register)

Bit 3


Bit i $(\mathrm{i}=3$ to 0$)$
Selection of input pin/output pin
$\frac{0 \mid \text { Set P2i pin to input. }}{1 \mid \text { Set P2i pin to output. }}$

## I/O Ports

The SM5K3/5K4/5K5 have 24 ports : 8-input, 4output and $12-1 / \mathrm{O}$ port. To verify the input, use suitable instruction to transfer the input on the pin directly to the A register. To select the output latch register to which the content of the A register is to be transferred, and to select the input port from which the signal or data is to be transferred to the $A$ register, use the $B\llcorner$ register. For details of $B\llcorner$ settings and associated ports, refer to Table 1.

## - Port $\mathrm{PO}_{0}$ to $\mathrm{PO}_{3}$ (CMOS inverting output port)

The data transfers in 4-bit string (use OUT or OUTL instruction) or in unit of 1-bit (use ANP or ORP instruction).

- Port $\mathrm{P}_{1}$ to $\mathrm{P}_{3}$ (input port with pull-up resistor) The data transfers in unit of 4-bit. This port can be used as standby/external interrupt input or count pulse input. The P1 port can also be used as a standby release port without requiring specific setting on $\mathrm{P} 1_{2}$ and $\mathrm{P} 1_{3}$ pins. Pins $\mathrm{P} 1_{0}$ and $\mathrm{P} 1_{1}$ require settings through the mode resister RE. When using the P1 port as an external interrupt input, use pins $\mathrm{P} 1_{0}$ and $\mathrm{P} 1_{1}$ with suitable settings in the mode register RE. When using the P1 port as the count pulse input, use $\mathrm{P} 1_{1}$ pin.


## - Port P2o to P23 (I/O port with pull-up resistor)

Each bit can be independently be set its direction and can be transferred independently or in combination of other 3-bit. The direction of the bits is determined by the RF register. After reset, the P 2 port is set input.

- Port $\mathrm{P} 3_{0}$ to $\mathrm{P}_{3}$ (input port with pull-up resistor) The data transfers in unit of 4-bit. The port can also be used as A/D analog voltage input. To use the P3 port as the A/D port, set the mode register R3.


## - Port $\mathrm{P4}_{0}$ to $\mathrm{P4}_{3}$ (I/O port with pull-up resistor)

 The data transfers in unit of 4 -bit.When set output, content of each bit can be set. Executing the input instruction (IN) sets the P4 ports (P4o to P43) to input; and executing output instruction (OUT, ANP or ORP) sets the port to output. After reset, the P4 port is set input.

## - Port $\mathrm{P5}_{5}$ to $\mathrm{P5}_{3}$ (I/O port with pull-up resistor)

The data transfers in unit of 4-bit.
When set output, content of each bit can be set. Executing the input instruction (IN) sets the P5 ports (P50 to $\mathrm{P} 5_{3}$ ) to input; and executing output instruction (OUT, ANP or ORP) sets the port to output. After reset, the P5 port is set input.

## Flags

The SM5K3/5K4/5K5 have 4 flags (C flag and interrupt request flags [IFA, IFB, IFT] ), which are used to perform setting and judgments.

## System Clock Generator and Dividers

## - System clock generator

The system clock is the divided-by-two main clock applied through OSCin and OSCout (See Fig. 12). The system clock generator is shown in Fig. 13.
One system clock cycle period is equal to one instruction execution time when the instruction consists of 1 word. When the ceramic oscillator
runs at 400 kHz , the system clock fsys is 200 kHz . This means that the instruction execution time is 5 $\mu \mathrm{s} /$ word. Using a 32.768 kHz crystal oscillator generates 16.384 kHz fsys and the instruction execution time is $61 \mu \mathrm{~s} / \mathrm{word}$. The system clock can be used as count input pulse to the timer.


Fig. 12 Main Clock and System Clock

## - Divider

The divider consists of 15 divided-by-two dividers, providing 2 ( $\mathrm{fsys} / 2^{7}$, fsys $/ 2^{15}$ ) of 4 count clocks that are fed to the counter RA from the system clock.

Its configuration is shown below. The divider can be cleared by using the DR instruction.


Fig. 13 System Clock Generator and Divider

## - Oscillator mask option

Selection of type of oscillator, ceramic or crystal, is made by mask option.

## INSTRUCTION SET

## Definition of Symbols

M : Content of RAM at the address defined by the B register.
$\leftarrow \quad$ : Transfer direction
$\cup \quad$ : Logical OR
$\cap \quad$ : Logical AND
$\oplus \quad:$ Exclusive OR
Ai : An i bit of A register ( $\mathrm{i}=3$ to 0 )
Push : Saves the contents of PC to stack register SR.
Pop : Returns the contents saved in the stack register back to PC.
$\mathrm{Pj} \quad$ : Indicates output latch register or input register. $\mathrm{Pj}(\mathrm{j}=0,1,2,3,4,5)$
Rj : Mode register. Rj register ( $\mathrm{j}=3, \mathrm{~A}, \mathrm{~B}$, C, E, F)
ROM () : Content stored in ROM location defined by the value in ( ).
CY : Carry in ALU (independent of C flag) The CY(carry) is a signal which is generated when the ALU has been carried by the execution of a command. It is different from the C flag.
$X \quad$ : Used to represent a group of bits in the content of a register or memory. For example, the X in the LDAX instruction denotes the lower 2 digits ( $\mathrm{l}_{1}$ and $\mathrm{I}_{0}$ ) of A register.

- A bit in a register is affixed to the register symbol, e.g. a bit ( $\mathrm{i}=0,1,2,3 \ldots$...) of X register is expressed as Xi and $P(R)$ register as $P(R)$ i.
- Increment means binary addition of 1 H and decrement addition of Fн.
- Skipping an instruction means to ignore that instruction and to do nothing until starting the next instruction. In this sense, an instruction to be skipped is treated as an NOP instruction. Skipping 1-byte instruction requires 1-cycle, and 2-byte instruction 2-cycle. Skipping 1-byte 2-cycle instruction requires 1-cycle.


## Instruction Summary

| MNEMONIC | MACHINE CODE | OPERATION |
| :---: | :---: | :---: |
| ROM Addressing Instructions |  |  |
| TR x | 80 to BF | $\mathrm{P} \leftarrow \leftarrow \mathrm{x}(15-10)$ |
| TL xy | E0 to E7, 00 to FF | $\begin{aligned} & \text { P } \leftarrow \mathrm{X}\left(\mathrm{I}_{111}-I_{6}\right) \\ & \mathrm{P} L \leftarrow \mathrm{X}\left(\mathrm{I}_{5}-10\right) \end{aligned}$ |
| TRS x | C0 to DF | Push, Pu $\leftarrow 01 \mathrm{H}$, $P_{L \leftarrow x}\left(I_{4}, I_{3}, I_{2}, I_{1}, I_{0}\right)$ |
| CALL xy | F0 to F7 00 to FF | $\begin{aligned} & \text { Push, Pu x }\left(l_{11-16}\right) \\ & \text { PL↔y }\left(I_{5}-10\right) \end{aligned}$ |
| RTN | 7D | Pop |
| RTNS | 7E | Pop, Skip the next step |
| RTNI | 7F | Pop, $\mathrm{IME} \leftarrow 1$ |
| Data Load Instructions |  |  |
| LAX x | 10 to 1F | $\mathrm{A} \leftarrow \mathrm{x}\left(\mathrm{I}_{3}-10\right)$ |
| LBMX x | 30 to 3F | Вмヶх ( $\mathrm{I}_{3}-\mathrm{l}_{0}$ ) |
| LBLX x | 20 to 2F | $\mathrm{BL} \leftarrow \mathrm{x}\left(\mathrm{I}_{3}-\mathrm{l}_{0}\right)$ |
| LDA x | 50 to 53 | $\begin{aligned} & A \leftarrow \mathrm{M}, \mathrm{Bmі} \leftarrow \text { Bmi } \oplus \mathrm{x}(\mathrm{l}, \mathrm{lo}), \\ & (\mathrm{i}=1,0) \end{aligned}$ |
| EXC x | 54 to 57 | $\begin{aligned} & \mathrm{M} \leftrightarrow \mathrm{~A}, \text { Вмі } \leftarrow \text { Вмі } \oplus \mathrm{x}\left(\mathrm{I}_{1}, \mathrm{l}_{0}\right), \\ & (\mathrm{i}=1,0) \end{aligned}$ |
| EXCI x | 58 to 5B | $M \leftrightarrow A, B\llcorner\leftarrow B\llcorner+1$ <br> Вмі $\leftarrow$ Вмі $\oplus x\left(11, l_{0}\right),(i=1,0)$ <br> Skip the next step, if result <br> of $B L=0$ |
| EXCD $x$ | 5C to 5F | $\mathrm{M} \leftrightarrow \mathrm{A}, \mathrm{B}\llcorner\leftarrow \mathrm{B}\llcorner-1$ <br> Вмі $\leftarrow$ Вмі $\oplus x\left(11, l_{0}\right),(i=1,0)$ <br> Skip the next step, if result <br> of $B L$ is $=F_{H}$ |
| EXAX | 64 | $\mathrm{A} \leftrightarrow \mathrm{X}$-reg |
| ATX | 65 | X-reg $\leftarrow \mathrm{A}$ |
| EXBM | 66 | Вм↔A |
| EXBL | 67 | $\mathrm{B}_{\llcorner } \leftrightarrow \mathrm{A}$ |
| EX | 68 | $\mathrm{B} \leftrightarrow \mathrm{SB}$ |


| MNEMONIC | MACHINE CODE | OPERATION |
| :---: | :---: | :---: |
| Arithmetic Instructions |  |  |
| ADX x | 00 to 0F | $\mathrm{A} \leftarrow \mathrm{~A}+\mathrm{X}\left(\mathrm{I}_{3}-\mathrm{I}_{0}\right)$ <br> Skip the next step, if $\mathrm{CY}=1$ |
| ADD | 7A | $A \leftarrow A+M$ |
| ADC | 7B | $A \leftarrow A+M+C, C \leftarrow C Y$ <br> Skip the next step, if $\mathrm{CY}=1$ |
| COMA | 79 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ |
| INCB | 78 | $B\llcorner\leftarrow B\llcorner+1$, Skip the next step, if result of $B L=0$ |
| DECB | 7C | $B\llcorner\leftarrow B\llcorner-1$, Skip the next step, if result of $B L=F_{H}$ |
| Test Instructions |  |  |
| TAM | 6F | Skip the next step, if $A=M$ |
| TC | 6E | Skip the next step, if $\mathrm{C}=1$ |
| TM x | 48 to 4B | Skip the next step, if $\mathrm{Mi}=1$, $\text { (i = } 3 \text { to 0) }$ |
| TABL | 6B | Skip the next step, if $A=B L$ |
| TPB x | 4C to 4F | Skip the next step, if $P(R)$ $i=1,\left(i=1, l_{0}\right)$ |
| TA | 6C | Skip the next step, if IFA $=1$ IFA $\leftarrow 0$ |
| TB | 6D | Skip the next step, if IFB = 1 $\mathrm{IFB} \leftarrow 0$ |
| TT | $\begin{aligned} & 69 \\ & 02 \end{aligned}$ | Skip the next step, if IFT = 1 $\mathrm{IFT} \leftarrow 0$ |
| Bit Operation Instructions |  |  |
| SM x | 44 to 47 | $\mathrm{Mi} \leftarrow 1$ ( $\mathrm{i}=3$ to 0) |
| RM $\times$ | 40 to 43 | $\mathrm{Mi} \leftarrow 0$ ( $\mathrm{i}=3$ to 0) |
| SC | 61 | $\mathrm{C} \leftarrow 1$ |
| RC | 60 | $\mathrm{C} \leftarrow 0$ |
| IE | 63 | $\mathrm{IME} \leftarrow 1$ (Interrupt enable) |
| ID | 62 | IME $\leftarrow 0$ (Interrupt disable) |



## SYSTEM CONFIGURATION EXAMPLE

## - Charger controller




## 32 SOP (SOP032-P-0525)



36 QFP (QFP036-P-1010)


28 SOP (SOP028-P-0450)


## 24 SSOP (SSOP024-P-0275)




[^0]:    * 8-bit register

