

STK11C48

2K x 8 nvSRAM *QuantumTrap*™ CMOS Nonvolatile Static RAM


FEATURES

- 20ns, 25ns, 35ns and 45ns Access Times
- STORE to EEPROM Initiated by Software
- RECALL to SRAM Initiated by Software or Power Restore
- 10mA Typical Icc at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention in EEPROM
- Commercial and Industrial Temperatures
- 28-Pin 300 mil PDIP, 300 mil SOIC and 350 mil SOIC Packages

DESCRIPTION

The Simtek STK11C48 is a fast static RAM with a nonvolatile, electrically erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in the EEPROM. Data transfers from the SRAM to the EEPROM (the *STORE* operation), or from EEPROM to SRAM (the *RECALL* operation), take place using a software sequence. Transfers from the EEPROM to the SRAM (the *RECALL* operation) also take place automatically on restoration of power.

BLOCK DIAGRAM



PIN CONFIGURATIONS

NC	1	28	\Box V_{CC}	
NC _	2	27	□ W	
A ₇	3	26	□ NC	
A ₆ \square	4	25	□ A ₈	
A ₅	5	24	□ A ₉	
A ₄	6	23	□ NC	
A ₃ \square	7	22	□G	
$A_2 \square$	8	21	□ A ₁₀	
A ₁ \Box	9	20	⊐Ē	
A ₀	10	19	\square DQ ₇	
$DQ_0 \square$	11	18	\square DQ ₆	28 - 300 PDIP
$DQ_1 \square$	12	17	\square DQ ₅	
$DQ_2 \square$	13	16	\square DQ ₄	28 - 300 SOIC
V _{SS} \square	14	15	\square DQ $_3$	28 - 350 SOIC

PIN NAMES

A ₀ - A ₁₀	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to V _{SS} —C	$0.6V \text{ to } (V_{CC} + 0.5V)$
Voltage on DQ ₀₋₇	$0.5V \text{ to } (V_{CC} + 0.5V)$
Temperature under Bias	–55°C to 125°C
Storage Temperature	–65°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s durati	ion)15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

$$(V_{CC} = 5.0V \pm 10\%)^{b}$$

SYMBOL	PARAMETER	СОММ	ERCIAL	INDUS	TRIAL	UNITS	NOTES
STIVIBUL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^c	Average V _{CC} Current		95 85 75 65		N/A 90 75 65	mA mA mA	t_{AVAV} = 20ns t_{AVAV} = 25ns t_{AVAV} = 35ns t_{AVAV} = 45ns
I _{CC2} ^d	Average V _{CC} Current during STORE		3		3	mA	All Inputs Don't Care, V _{CC} = max
l _{CC3} ^c	Average V _{CC} Current at t _{AVAV} = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{SB1} e	Average V_{CC} Current (Standby, Cycling TTL Input Levels)		30 25 21 18		N/A 26 22 19	mA mA mA	$\begin{array}{l} t_{AVAV} = 20ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 25ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 35ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \ \overline{E} \geq V_{IH} \end{array}$
I _{SB2} e	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		750		750	μΑ	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
l _{ILK}	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±5		±5	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} , \overline{E} or $\overline{G} \ge V_{IH}$
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: The STK11C48-20 requires V_{CC} = 5.0V \pm 5% supply to operate at specified speed.

Note c: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note d: I_{CC} is the average current required for the duration of the *STORE* cycle (t_{STORE}).

Note e: $\vec{E} \geq V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

AC TEST CONDITIONS

Input Pulse Levels	to 3V
Input Rise and Fall Times	≤5ns
Input and Output Timing Reference Levels	1.5V
Output Load	jure 1

CAPACITANCE^f $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C _{OUT}	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading


SRAM READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)^b$


	SYME	BOLS	DADAMETED	STK11	C48-20	STK11C48-25		STK11C48-35		STK11C48-45		UNITS
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		20		25		35		45	ns
2	t _{AVAV} g	t _{RC}	Read Cycle Time	20		25		35		45		ns
3	t _{AVQV} h	t _{AA}	Address Access Time		22		25		35		45	ns
4	t_{GLQV}	t _{OE}	Output Enable to Data Valid		8		10		15		20	ns
5	t _{AXQX} h	t _{OH}	Output Hold after Address Change	5		5		5		5		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		5		ns
7	t _{EHQZ} i	t _{HZ}	Chip Disable to Output Inactive		7		10		13		15	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		0		ns
9	t _{GHQZ} i	t _{OHZ}	Output Disable to Output Inactive		7		10		13		15	ns
10	t _{ELICCH} f	t _{PA}	Chip Enable to Power Active	0		0		0		0		ns
11	t _{EHICCL} e, f	t _{PS}	Chip Disable to Power Standby		25		25		35		45	ns

Note g: \overline{W} must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note h: I/O state assumes \overline{E} , $\overline{G} < V_{IL}$ and $\overline{W} > V_{IH}$; device is continuously selected. Note i: Measured \pm 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{g, h}



SRAM READ CYCLE #2: E Controlled




SRAM WRITE CYCLES #1 & #2

(V _{CC}	= 5.0 V	<u>+</u> 109	%) ^b
------------------	---------	--------------	-----------------


NO		SYMBOLS		DADAMETED	STK11C48-20		STK11C48-25		STK11C48-35		STK11C48-45		LINUTO
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	20		25		35		45		ns
13	t _{WLWH}	t_{WLEH}	t _{WP}	Write Pulse Width	15		20		25		30		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	15		20		25		30		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	8		10		12		15		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	15		20		25		30		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		0		0		ns
20	t _{WLQZ} i, j		t _{WZ}	Write Enable to Output Disable		7		10		13		15	ns
21	t _{WHQX}		t _{OW}	Output Active after End of Write	5		5		5		5		ns

Note j: $\underline{\text{If }\overline{W}\ \text{is}\ \text{low}}$ when $\overline{\text{E}}\ \text{goes}$ low, the outputs remain in the high-impedance state. Note k: $\overline{\text{E}}\ \text{or}\ \overline{W}$ must be $\geq V_{IH}$ during address transitions.

SRAM WRITE CYCLE #1: W Controlledk



SRAM WRITE CYCLE #2: E Controlled^k




STORE INHIBIT/POWER-UP RECALL

$(V_{CC} = 5.0V \pm 10\%)^b$

NO.	SYMBOLS	PARAMETER	STK1	1C48	UNITS	NOTES
NO.	Standard	FARAWEIER	MIN	MAX		
22	^t restore	Power-up RECALL Duration		550	μs	I
23	tstore	STORE Cycle Duration		10	ms	
24	V _{SWITCH}	Low Voltage Trigger Level	4.0	4.5	V	
25	V _{RESET}	Low Voltage Reset Level		3.9	V	

Note I: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} .

STORE INHIBIT/POWER-UP RECALL



SOFTWARE STORE/RECALL MODE SELECTION

Ē	w	A ₁₀ - A ₀ (hex)	MODE	I/O	NOTES
L	000 555 2AA 7FF 0F0		Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output Data Output Data Output Data Output Data Output Data	m
L	н	70F 000 555 2AA 7FF 0F0 70E	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output High Z Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	m

Note m: The six consecutive addresses must be in the order listed. \overline{W} must be high during all six consecutive cycles to enable a nonvolatile cycle.

SOFTWARE STORE/RECALL CYCLE^{n, o}


$$(V_{CC} = 5.0V \pm 10\%)^{b}$$

NO	SYMBOLS	DADAMETED	STK11C48-20		STK11C48-25		STK11C48-35		STK11C48-45		UNITS
NO.		PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
26	t _{AVAV}	STORE/RECALL Initiation Cycle Time	20		25		35		45		ns
27	t _{AVEL} n	Address Set-up Time	0		0		0		0		ns
28	t _{ELEH} n	Clock Pulse Width	15		20		25		30		ns
29	t _{ELAX} n	Address Hold Time	15		20		20		20		ns
30	t _{RECALL} n	RECALL Duration		20		20		20		20	μs

Note n: The software sequence is clocked with \overline{E} controlled reads.

Note o: The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (000, 555, 2AA, 7FF, 0F0, 70F) for a STORE cycle or (000, 555, 2AA, 7FF, 0F0, 70E) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE STORE/RECALL CYCLE: E Controlledo



DEVICE OPERATION

The STK11C48 is a versatile memory chip that provides several modes of operation. The STK11C48 can operate as a standard 8K x 8 SRAM. It has an 8K x 8 EEPROM shadow to which the SRAM information can be copied or from which the SRAM can be updated in nonvolatile mode.

NOISE CONSIDERATIONS

Note that the STK11C48 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately $0.1\mu F$ connected between V_{cc} and V_{ss} , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK11C48 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} is high. The address specified on pins $A_{0\text{-}10}$ determines which of the 2,048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

SOFTWARE NONVOLATILE STORE

The STK11C48 software *STORE* cycle is initiated by executing sequential READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	000 (hex)	Valid READ
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70F (hex)	Initiate STORE cycle

The software sequence must be clocked with \overline{E} controlled READs.

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of READ operations must be performed:

1.	Read address	000 (hex)	Valid READ
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70E (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{CC} < V_{RESET}$), an internal *RECALL* request will be latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

If the STK11C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{CC} or between \overline{E} and system V_{CC} .




Figure 2: I_{CC} (max) Reads

HARDWARE PROTECT

The STK11C48 offers hardware protection against inadvertent STORE operation during low-voltage conditions. When $V_{CC} < V_{SWITCH}$, all software STORE operations are inhibited.

LOW AVERAGE ACTIVE POWER

The STK11C48 draws significantly less current when it is cycled at times longer than 50ns. Figure 2 shows the relationship between Icc and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK11C48 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{cc} level; and 7) I/ O loading.





Figure 3: I_{CC} (max) Writes

ORDERING INFORMATION



S = Plastic 28-pin 350 mil SOIC