

STK14C88-3

32K x 8 *AutoStore*[™] nvSRAM 3.3V *QuantumTrap*[™] CMOS Nonvolatile Static RAM


ADVANCE

FEATURES

- "Hands-off" Automatic STORE with External 68μF Capacitor on Power Down
- STORE to EEPROM Initiated by Software or AutoStore™ on Power Down
- RECALL to SRAM Initiated by Software or Power Restore
- 45ns and 55ns Access Times
- 8mA Typical Icc at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention in EEPROM
- 3.0V-3.6V Operation
- Not Sensitive to Power On/Off Ramp Rates
- Commercial and Industrial Temperatures
- 32-Pin SOIC and DIP Packages

DESCRIPTION

The Simtek STK14C88-3 is a fast static RAM with a nonvolatile, electrically erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) can take place automatically on power down. A 68µF capacitor from V_{CAP} to ground guarantees the STORE operation, regardless of power-down slew rate or loss of power from "hot swapping". Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be softcontrolled by entering specific sequences.



ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to V_{SS} 0.6V to $(V_{CC} + 0.5)$	íV)
Voltage on DQ_{0-7} or $\overline{\text{HSB}}$ 0.5V to $(V_{CC} + 0.5)$	į۷)
Temperature under Bias	°C
Storage Temperature	°C
Power Dissipation	W
DC Output Current (1 output at a time, 1s duration) 15n	nΑ

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 3.0V-3.6V)^{e}$

SYMBOL	DADAMETED			UNITS	NOTES		
STIVIBUL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^b	Average V _{CC} Current		35 30		37 32	mA mA	t _{AVAV} = 45ns t _{AVAV} = 55ns
I _{CC2} c	Average V _{CC} Current during STORE		3		3	mA	All Inputs Don't Care, V _{CC} = max
I _{CC3} ^b	Average V _{CC} Current at t _{AVAV} = 200ns 3.3V, 25°C, Typical		8		8	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{CC4} ^c	Average V _{CAP} Current during AutoStore™ Cycle		2		2	mA	All Inputs Don't Care
I _{SB1} ^d	Average V _{CC} Current (Standby, Cycling TTL Input Levels)		9 8		10 9	mA mA	$t_{AVAV} = 45 ns, \overline{E} \ge V_{IH}$ $t_{AVAV} = 55 ns, \overline{E} \ge V_{IH}$
I _{SB2} ^d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		1		1	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±5		±5	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} , \overline{E} or $\overline{G} \ge V_{IH}$
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =– 1mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 2mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: I_{CC_1} and I_{CC_3} are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}).

Note d: $E \stackrel{>}{\geq} V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

Note e: V_{CC} reference levels throughout this datasheet refer to V_{CCX} if that is where the power supply connection is made, or V_{CAP} if V_{CCX} is connected to ground.

AC TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels1.5V
Output Load See Figure 1

CAPACITANCE^f $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	MBOL PARAMETER		UNITS	CONDITIONS
C _{IN}	Input Capacitance	5	pF	$\Delta V = 0$ to 3V
C _{OUT}	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

SRAM READ CYCLES #1 & #2


 $(V_{CC} = 3.0V-3.6V)^{e}$

NO.	SYMBOLS		SYMBOLS PARAMETER	STK14C88-3-45		STK14C88-3-55		UNITS
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		45		55	ns
2	t _{AVAV} g	t _{RC}	Read Cycle Time	45		55		ns
3	t _{AVQV} h	t _{AA}	Address Access Time		45		55	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		20		25	ns
5	t _{AXQX} h	t _{OH}	Output Hold after Address Change	5		3		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		ns
7	t _{EHQZ} i	t _{HZ}	Chip Disable to Output Inactive		15		20	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		ns
9	t _{GHQZ} i	t _{OHZ}	Output Disable to Output Inactive		15		20	ns
10	t _{ELICCH} f	t _{PA}	Chip Enable to Power Active	0		0		ns
11	t _{EHICCL} f	t _{PS}	Chip Disable to Power Standby		45		55	ns


Note g: \overline{W} must be high during SRAM READ cycles.

Note h: Device is continuously selected with \overline{E} and \overline{G} both low. Note i: Measured \pm 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{g, h}



SRAM READ CYCLE #2: E Controlled




SRAM WRITE CYCLES #1 & #2

 $(V_{CC} = 3.0V-3.6V)^{e}$


No	SYMBOLS			2.2	STK14C88-3-45		STK14C88-3-55		LIMITE
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	45		55		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	30		40		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write			40		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	15		25		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	30		40		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		ns
20	t _{WLQZ} ^{i, j}		t _{WZ}	Write Enable to Output Disable		15		20	ns
21	t _{WHQX}		t _{OW}	Output Active after End of Write	5		5		ns

Note j: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state. Note k: \overline{E} or \overline{W} must be $\geq V_{IH}$ during address transitions.

SRAM WRITE CYCLE #1: W Controlledk



SRAM WRITE CYCLE #2: E Controlledk




AutoStore™/POWER-UP RECALL

 $(V_{CC} = 3.0V-3.6V)^{e}$

NO.	SYMBOLS		PARAMETER		STK14C88-3		NOTES
NO.	Standard	Alternate	PARAMETER	MIN	MAX	UNITS	NOTES
22	t _{RESTORE}		Power-up RECALL Duration		550	μs	ı
23	t _{STORE}	t _{HLHZ}	STORE Cycle Duration		10	ms	m
24	V _{SWITCH}		Low Voltage Trigger Level	2.7	3.0	V	
25	V _{RESET}		Low Voltage Reset Level		2.6	V	

Note I: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} . Note m: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no *STORE* will take place.

AutoStore™/POWER-UP RECALL



SOFTWARE STORE RECALL MODE SELECTION

Ē	w	A ₁₃ - A ₀ (hex)	MODE	I/O	POWER	NOTES
Н	Х	X	Not Selected	Output High Z	Standby	
L	Н	Х	Read SRAM	Output Data	Active	р
L	L	Х	Write SRAM	Input Data	Active	
Х	Х	Х	Nonvolatile STORE	Output High Z	lcc ₂	
L	н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active $I_{{\sf CC}_2}$	n, o, p
L	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active	n, o, p

Note n: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note o: While there are 15 addresses on the STK14C88-3, only the lower 14 are used to control software modes. Note p: I/O state assumes $\overline{G} \le V_{IL}$. Activation of nonvolatile cycles does not depend on state of \overline{G} .

SOFTWARE-CONTROLLED STORE/RECALL CYCLE^T


 $(V_{CC} = 3.0V-3.6V)^{e}$

No	SYMBOLS			STK14C88-3-45		STK14C88-3-55			NOTEO
NO.	Standard	Alternate	PARAMETER		MAX	MIN	MAX	UNITS	NOTES
26	t _{AVAV}	t _{RC}	STORE/RECALL Initiation Cycle Time	45		55		ns	
27	t _{AVEL}	t _{AS}	Address Set-up Time	0		0		ns	q
28	t _{ELEH}	t _{CW}	Clock Pulse Width	30		45		ns	q
29	t _{ELAX}		Address Hold Time	20		45		ns	q
30	t _{RECALL}		RECALL Duration		20		20	μs	

Note q: The software sequence is clocked with \overline{E} controlled READs.

The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive

SOFTWARE STORE/RECALL CYCLE: E CONTROLLED



DEVICE OPERATION

The STK14C88-3 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

NOISE CONSIDERATIONS

The STK14C88-3 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately $0.1\mu F$ connected between V_{CAP} and V_{SS} , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK14C88-3 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} is high. The address specified on pins A_{0-14} determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WIOZ} after \overline{W} goes low.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{CAP} < V_{RESET}$), an internal *RECALL* request will be latched. When V_{CAP} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

If the STK14C88-3 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{CC} or between \overline{E} and system V_{CC} .

SOFTWARE NONVOLATILE STORE

The STK14C88-3 software STORE cycle is initiated by executing sequential \overline{E} controlled READ cycles from six specific address locations. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0FC0 (hex)	Initiate STORE cycle

The software sequence must be clocked with \overline{E} controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of \overline{E} controlled READ operations must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0C63 (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

AutoStore™ OPERATION

The STK14C88-3 can be powered in one of three modes.

During normal $AutoStore^{TM}$ operation, the STK14C88-3 will draw current from V_{CCX} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a STORE operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage

capacitor having a capacity of between $68\mu F$ and $220\mu F$ ($\pm~20\%$) should be provided.

In system power mode (Figure 3), both V_{CCX} and V_{CAP} are connected to the system power supply without the $68\mu\text{F}$ capacitor. In this mode the $AutoStore^{\text{TM}}$ function of the STK14C88-3 will operate on the stored system charge as power goes down. The user must, however, guarantee that V_{CCX} does not drop below 2.4V during the 10ms STORE cycle.

If an automatic *STORE* on power loss is not required, then V_{CCX} can be tied to ground and system power applied to V_{CAP} (Figure 4). This is the *AutoStore*TM Inhibit mode, in which the *AutoStore*TM function is disabled. If the STK14C88-3 is operated in this configuration, references to V_{CCX} should be changed to V_{CAP} throughout this data sheet. In this mode, *STORE* operations may be triggered through software control. It is not permissable to change between these three options "on the fly".

In order to prevent unneeded *STORE* operations, automatic *STORE*s will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place.

HARDWARE PROTECT

The STK14C88-3 offers hardware protection against inadvertent *STORE* operation and SRAM WRITEs during low-voltage conditions. When $V_{\text{CAP}} < V_{\text{SWITCH}}$, all externally initiated *STORE* operations and SRAM WRITEs will be inhibited.

AutoStore™ can be completely disabled by tying




Figure 2: AutoStore™ Mode




Figure 3: System Power Mode




Figure 4: AutoStore™ Inhibit Mode

 V_{CCX} to ground and applying system V_{CC} to V_{CAP} . This is the $AutoStore^{TM}$ Inhibit mode; in this mode STOREs are only initiated by explicit request using the software sequence.

LOW AVERAGE ACTIVE POWER

The STK14C88-3 draws significantly less current when it is cycled at times longer than 55ns. Figure 5 shows the relationship between $I_{\rm CC}$ and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial tem-

perature range, $V_{\text{CC}} = 3.6\text{V}$, 100% duty cycle on chip enable). Figure 6 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14C88-3 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{CC} level; and 7) I/O loading.




Figure 5: I_{cc} (max) Reads




Figure 6: I_{cc} (max) Writes

ORDERING INFORMATION

STK14C88-3 N 45 I

