

STK22C48


2K x 8 AutoStore™ nvSRAM QuantumTrap™ CMOS Nonvolatile Static RAM

FEATURES

- 20ns, 25ns, 35ns and 45ns Access Times
- "Hands-off" Automatic STORE with External 68μF Capacitor on Power Down
- STORE to EEPROM Initiated by Hardware or AutoStore™ on Power Down
- Automatic RECALL on Power Up
- 10mA Typical I_{cc} at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention in EEPROM
- Single 5V + 10% Operation
- Not Sensitive to Power On/Off Ramp Rates
- No Data Loss from Undershoot
- Commercial and Industrial Temperatures
- 28-Pin DIP and SOIC Packages

DESCRIPTION

The Simtek STK22C48 is a fast static RAM with a nonvolatile, electrically erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) can take place automatically on power down. A $68\mu F$ or larger capacitor tied from V_{CAP} to ground guarantees the STORE operation, regardless of power-down slew rate or loss of power from "hot swapping". Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on restoration of power. A hardware STORE may be initiated with the HSB pin.



PIN CONFIGURATIONS

$V_{CAP} \square$	1	28 D VCCX	(
NC \square	2	27 🗆 W	
A ₇ □	3	26 HSB	
A ₆ □	4	25 🗆 A ₈	
A ₅ \square	5	24 🗀 A ₉	
A ₄ □	6	23 🗆 NC	
A ₃ □	7	22 🗆 \overline G	
$A_2 \square$	8	21 🗆 A ₁₀	
A ₁ □	9	20 🗆 E	
$A_0 \square$	10	19 🗆 DQ ₇	
$DQ_0 \square$	11	18 □ DQ ₆	28 - 300 PDIP
DQ ₁ \square	12	17 🗆 DQ ₅	28 - 600 PDIP
$DQ_2 \square$	13	16 🗆 DQ ₄	28 - 300 SOIC
V _{SS} □	14	15 🗆 DQ ₃	
			28 - 350 SOIC

PIN NAMES

A ₀ - A ₁₀	Address Inputs
DQ ₀ -DQ ₇	Data In/Out
E	Chip Enable
W	Write Enable
G	Output Enable
HSB	Hardware Store Busy (I/O)
V _{CCX}	Power (+ 5V)
V _{CAP}	Capacitor
V_{SS}	Ground

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to V _{SS}	$-0.6V$ to $(V_{CC} + 0.5V)$
Voltage on DQ ₀₋₇ or HSB	0.5V to (V _{CC} + 0.5V)
Temperature under Bias	55°C to 125°C
Storage Temperature	65°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s	s duration) 15mA

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

$$(V_{CC} = 5.0V \pm 10\%)^{b, f}$$

OVARDOL	DADAMETED	СОММ	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^c	Average V _{CC} Current		95 85 75 65		N/A 90 75 65	mA mA mA	$t_{AVAV} = 20$ ns $t_{AVAV} = 25$ ns $t_{AVAV} = 35$ ns $t_{AVAV} = 45$ ns
I _{CC2} ^d	Average V _{CC} Current during STORE		3		3	mA	All Inputs Don't Care, V _{CC} = max
I _{CC3} ^c	Average V _{CC} Current at t _{AVAV} = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{CC4} ^d	Average V _{CAP} Current during AutoStore™ Cycle		2		2	mA	All Inputs Don't Care
I _{SB1} e	Average V _{CC} Current (Standby, Cycling TTL Input Levels)		30 25 21 18		N/A 26 22 19	mA mA mA	$\begin{array}{l} t_{\text{AVAV}} = 20\text{ns}, \overline{\underline{E}} \geq V_{\text{IH}} \\ t_{\text{AVAV}} = 25\text{ns}, \overline{\underline{E}} \geq V_{\text{IH}} \\ t_{\text{AVAV}} = 35\text{ns}, \overline{\underline{E}} \geq V_{\text{IH}} \\ t_{\text{AVAV}} = 45\text{ns}, \overline{\underline{E}} \geq V_{\text{IH}} \end{array}$
I _{SB2} e	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		1.5		1.5	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current		±1		±1	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±5		±5	μА	$V_{CC} = \max_{V_{IN} = V_{SS} \text{ to } V_{CC}, \overline{E} \text{ or } \overline{G} \ge V_{IH}$
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA except HSB
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA except HSB
V _{BL}	Logic "0" Voltage on HSB Output		0.4		0.4	V	I _{OUT} = 3mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: The STK22C48-20 requires V_{CC} = 5.0V \pm 5% supply to operate at specified speed.

 I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

 $\frac{\log_2}{\log_2}$ and \log_2 are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}). $\frac{\log_2}{\log_2}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out. Note d:

Note e:

Note f: V_{CC} reference levels throughout this datasheet refer to V_{CCX} if that is where the power supply connection is made, or V_{CAP} if V_{CCX} is connected to ground.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	≤5ns
Input and Output Timing Reference Levels	1.5V
Output Load See	Figure 1

$(T_A = 25^{\circ}C, f = 1.0MHz)$ **CAPACITANCE**^g

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C _{OUT}	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note g: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading


SRAM READ CYCLES #1 & #2

(Vcc	= 5.0V	± 10%) ^{b, f}
------	--------	-------	-------------------


NO.	SYMBO	DLS	PARAMETER	STK22	C48-20	STK22	C48-25	STK22	C48-35	STK22	C48-45	UNITS
NO.	#1, #2	Alt.	FARAWILTER		MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		20		25		35		45	ns
2	t _{AVAV} h	t _{RC}	Read Cycle Time	20		25		35		45		ns
3	t _{AVQV} i	t _{AA}	Address Access Time		22		25		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		8		10		15		20	ns
5	t _{AXQX} i	t _{OH}	Output Hold after Address Change	5		5		5		5		ns
6	t _{ELQX}	t_{LZ}	Chip Enable to Output Active	5		5		5		5		ns
7	t _{EHQZ} j	t _{HZ}	Chip Disable to Output Inactive		7		10		13		15	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		0		ns
9	t _{GHQZ} j	t _{OHZ}	Output Disable to Output Inactive		7		10		13		15	ns
10	t _{ELICCH} g	t _{PA}	Chip Enable to Power Active	0		0		0		0		ns
11	t _{EHICCL} g	t _{PS}	Chip Disable to Power Standby		25		25		35		45	ns

Note h: \overline{W} and \overline{HSB} must be high during SRAM READ cycles. Note i: Device is continuously selected with \overline{E} and \overline{G} both low. Note j: Measured \pm 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{h, i}



SRAM READ CYCLE #2: E Controlledh




SRAM WRITE CYCLES #1 & #2

$(V_{CC} =$	5.0V ±	10%) ^{b, f}
-------------	--------	----------------------


		SYMBOLS		DADAMETED	STK22C48-20 STK22C48-25 STK22C48-35		C48-35	STK22	C48-45				
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	20		25		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	15		20		25		30		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	15		20		25		30		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	8		10		12		15		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	15		20		25		30		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		0		0		ns
20	t _{WLQZ} j, k		t _{WZ}	Write Enable to Output Disable		7		10		13		15	ns
21	t _{WHQX}		t _{OW}	Output Active after End of Write	5		5		5		5		ns

Note k: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state. Note I: \overline{E} or \overline{W} must be \geq V_{IH} during address transitions. Note m: \overline{HSB} must be high during SRAM WRITE cycles.

SRAM WRITE CYCLE #1: W Controlled , m



SRAM WRITE CYCLE #2: E Controlled I, m



HARDWARE MODE SELECTION

Ē	w	HSB	A ₁₂ - A ₀ (hex)	MODE	1/0	POWER	NOTES
Н	Х	Н	X	Not Selected	Output High Z	Standby	
L	Н	Н	Х	Read SRAM	Output Data	Active	0
L	L	Н	Х	Write SRAM	Input Data	Active	
Х	Х	L	Х	Nonvolatile STORE	Output High Z	I _{CC2}	n

Note n: HSB STORE operation occurs only if an SRAM write has been done since the last nonvolatile cycle. After the STORE (if any) completes, the part will go into standby mode, inhibiting all operations until HSB rises. Note o: I/O state assumes $\overline{G} \leq V_{IL}$. Activation of nonvolatile cycles does not depend on state of \overline{G} .

HARDWARE STORE CYCLE


 $(V_{CC} = 5.0V \pm 10\%)^{b, f}$

NO.	SYMBOLS		DADAMETED	STK22C48		UNITS	NOTES
NO.	Standard Alternate PARAMETER		MIN	MAX	UNITS	NOTES	
22	t _{STORE}	t _{HLHZ}	STORE Cycle Duration		10	ms	j, p
23	t _{DELAY}	t _{HLQZ}	Time Allowed to Complete SRAM Cycle	1		μs	j, q
24	t _{RECOVER}	t _{HHQX}	Hardware STORE High to Inhibit Off		700	ns	p, r
25	t _{HLHX}		Hardware STORE Pulse Width	15		ns	
26	t _{HLBL}		Hardware STORE Low to Store Busy		300	ns	

 $\begin{array}{ll} \text{Note p:} & \overline{\underline{E}} \text{ and } \overline{\underline{G}} \text{ low for output behavior.} \\ \text{Note q:} & \overline{\underline{E}} \text{ and } \overline{\underline{G}} \text{ low and } \overline{\underline{W}} \text{ high for output behavior.} \end{array}$

Note r: $t_{\mbox{\scriptsize RECOVER}}$ is only applicable after $t_{\mbox{\scriptsize STORE}}$ is complete.

HARDWARE STORE CYCLE




AutoStore™ / POWER-UP RECALL

$(V_{CC} = 5.0V)$	± 10%) ^{b, 1}
-------------------	------------------------

NO.	SYMBOLS		PARAMETER	STK22C48		UNITS	NOTES
	Standard	Alternate	PARAMETER	MIN	MAX	UNITS	NOTES
27	t _{RESTORE}		Power-up RECALL Duration		550	μs	S
28	tSTORE	t _{HLHZ}	STORE Cycle Duration		10	ms	p, q, t
29	t _{VSBL}		Low Voltage Trigger (V _{SWITCH}) to HSB Low		300	ns	m
30	t _{DELAY}	t _{BLQZ}	Time Allowed to Complete SRAM Cycle	1		μs	р
31	V _{SWITCH}		Low Voltage Trigger Level	4.0	4.5	V	
32	V _{RESET}		Low Voltage Reset Level		3.9	V	

 $\frac{t_{RESTORE}}{HSB} \ starts \ from \ the \ time \ V_{CC} \ rises \ above \ V_{SWITCH}.$ HSB is asserted low for 1µs when \ V_{CAP} \ drops \ through \ V_{SWITCH}. If an SRAM write has not taken place since the last nonvolatile cycle, \ \overline{HSB} \ will be \ released \ and \ no \ STORE \ will \ take \ place.

AutoStore™ / POWER-UP RECALL



DEVICE OPERATION

The STK22C48 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

NOISE CONSIDERATIONS

The STK22C48 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately $0.1\mu F$ connected between V_{CAP} and V_{SS} , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK22C48 performs a READ cycle whenever E and \overline{G} are low and \overline{W} and \overline{HSB} are high. The address specified on pins A₀₋₁₀ determines which of the 2,048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of \underline{t}_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at \underline{t}_{ELQV} or at \underline{t}_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the \underline{t}_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} or \overline{HSB} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and \overline{HSB} is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLOZ} after \overline{W} goes low.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{CAP} < V_{RESET}$), an internal *RECALL* request will be latched. When V_{CAP} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

If the STK22C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{cc} or between \overline{E} and system V_{cc} .

AutoStore™ OPERATION

The STK22C48 can be powered in one of three modes.

During normal $AutoStore^{TM}$ operation, the STK22C48 will draw current from V_{CCX} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a STORE operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of between $68\mu F$ and $220\mu F$ ($\pm 20\%$) rated at 6V should be provided.

In system power mode (Figure 3), both V_{CCX} and V_{CAP} are connected to the + 5V power supply without the $68\mu F$ capacitor. In this mode the $AutoStore^{TM}$ function of the STK22C48 will operate on the stored system charge as power goes down. The user must, however, guarantee that V_{CCX} does not drop below 3.6V during the 10ms STORE cycle.

If an automatic *STORE* on power loss is not required, then V_{CCX} can be tied to ground and + 5V applied to V_{CAP} (Figure 4). This is the *AutoStore* Inhibit mode, in which the *AutoStore* function is disabled. If the STK22C48 is operated in this configuration, references to V_{CCX} should be changed to V_{CAP} throughout this data sheet. In this mode, *STORE* operations may be triggered with the HSB pin. It is not permissable to change between these three options "on the fly".

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving $\overline{\text{HSB}}$ low will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. An optional pull-up resistor is shown connected to $\overline{\text{HSB}}$. This can be used to signal the system that the $AutoStore^{\text{TM}}$ cycle is in progress.

HSB OPERATION

The STK22C48 provides the $\overline{\text{HSB}}$ pin for controlling and acknowledging the *STORE* operations. The $\overline{\text{HSB}}$ pin is used to request a hardware *STORE* cycle. When the $\overline{\text{HSB}}$ pin is driven low, the STK22C48 will conditionally initiate a *STORE* operation after t_{DELAY} ; an actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The $\overline{\text{HSB}}$ pin acts as an open drain driver that is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when $\overline{\text{HSB}}$ is driven low by any means are given time to complete before the *STORE* operation is initiated. After $\overline{\text{HSB}}$ goes low, the STK22C48 will continue SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM READ operations may take place. If a WRITE is in progress when $\overline{\text{HSB}}$ is pulled low it will be allowed a time, t_{DELAY} , to complete. However, any SRAM WRITE cycles requested after $\overline{\text{HSB}}$ goes low will be inhibited until $\overline{\text{HSB}}$ returns high.

The HSB pin can be used to synchronize multiple STK22C48s while using a single larger capacitor. To

operate in this mode the $\overline{\text{HSB}}$ pin should be connected together to the $\overline{\text{HSB}}$ pins from the other STK22C48s. An external pull-up resistor to + 5V is required since $\overline{\text{HSB}}$ acts as an open drain pull down. The V_{CAP} pins from the other STK22C48 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK22C48s detects a power loss and asserts $\overline{\text{HSB}}$, the common $\overline{\text{HSB}}$ pin will cause all parts to request a *STORE* cycle (a *STORE* will take place in those STK22C48s that have been written since the last nonvolatile cycle).

During any *STORE* operation, regardless of how it was initiated, the STK22C48 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK22C48 will remain disabled until the HSB pin returns high.

If HSB is not used, it should be left unconnected.

PREVENTING STORES

The *STORE* function can be disabled on the fly by holding HSB high with a driver capable of sourcing 30mA at a VOH of at least 2.2V, as it will have to overpower the internal pull-down device that drives HSB low for 20µs at the onset of a *STORE*. When the STK22C48 is connected for *AutoStore* operation (system V_{CC} connected to V_{CCX} and a 68µF capacitor on V_{CAP}) and V_{CC} crosses V_{SWITCH} on the way down, the STK22C48 will attempt to pull HSB low; if HSB doesn't actually get below V_{IL} , the part




Figure 2: AutoStore™ Mode




Figure 3: System Power Mode




Figure 4: *AutoStore*™ Inhibit Mode

^{*}If HSB is not used, it should be left unconnected.

will stop trying to pull $\overline{\mathsf{HSB}}$ low and abort the STORE attempt.

HARDWARE PROTECT

The STK22C48 offers hardware protection against inadvertent *STORE* operation and SRAM WRITEs during low-voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated *STORE* operations and SRAM WRITEs are inhibited.

AutoStore[™] can be completely disabled by tying V_{CCX} to ground and applying + 5V to V_{CAP} . This is the AutoStore[™] Inhibit mode; in this mode STOREs are only initiated by explicit request using the HSB pin.




Figure 5: I_{cc} (max) Reads

LOW AVERAGE ACTIVE POWER

The STK22C48 draws significantly less current when it is cycled at times longer than 50ns. Figure 5 shows the relationship between $I_{\rm CC}$ and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{\rm CC} = 5.5 \text{V}$, 100% duty cycle on chip enable). Figure 6 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK22C48 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the $V_{\rm CC}$ level; and 7) I/O loading.





Figure 6: I_{cc} (max) Writes

ORDERING INFORMATION



25 = 25ns

35 = 35ns

45 = 45ns

Package

P = Plastic 28-pin 300 mil DIP

W = Plastic 28-pin 600 mil DIP

N = Plastic 28-pin 300 mil SOIC

S = Plastic 28-pin 350 mil SIOC