

# **Programmable Charge Pump**

- +5V Only Low Power Voltage Conversion
- Programmable Between ±5V or ±10V
- Low Power Shutdown Mode

Applications


- RS-232/RS-423 transceiver power supplies
- LCD BIAS Generator
- OP-Amp Power Supplies



### DESCRIPTION...

The **SP782** and **SP784** are monolithic programmable voltage converters that produce a positive and negative voltage from a single supply. The **SP782** and **SP784** are programmable such that the charge pump outputs either a  $\pm 10V$  voltage or a  $\pm 5V$  voltage by control of two pins. Both products require four (4) charge pump capacitors to support the resulting output voltages. The charge pump architecture (U.S. 5,760,637) is fabricated using a low power BiCMOS process technology.

The **SP782** and **SP784** charge pumps can be powered from a single +5V supply. The low power consumption makes these charge pumps ideal for battery operated equipment. Both offer a shutdown feature that saves battery life. A system can essentially have four (4) different supply voltages from a single battery. Typical applications are handheld instruments, notebook and laptop computers, and data acquisition systems.



## **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>cc</sub>	+7V
V <sub>DD</sub>	+11V
V	–11V
Storage Temperature	65°C to +150°C
Power Dissipation	
16-pin Plastic DIP	1000mW
16-pin Plastic SOIC	1000mW

Package Derating:	
16-pin Plastic DIP	
Ø 10	62 °C/W
16-pin Plastic SOIC	
Ø <sub>.IA</sub>	62 °C/W

# **SP782 SPECIFICATIONS**

Typical @ 25°C and  $V_{cc} = V_{cc} \pm 5\%$  unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SUPPLY CURRENT					CHARGE PUMP CAPACITORS: 1µF
I <sub>cc</sub>		3	8	mA	$V_{CC} = +5V, R_L = \infty, V_O = 2xV_{CC}$
		1	2	mA	$V_{CC} = +5V, R_{L} = \infty, V_{O} = V_{CC}$
Shutdown I <sub>CC</sub>		10	25	μΑ	$V_{CC} = +5V, SD = V_{CC}$
POSITIVE CHARGE PUMP O	UTPUT				CHARGE PUMP CAPACITORS: 1µF
V <sub>DD</sub> (2xV <sub>CC</sub> Output)	+9.5	+9.8	+10.0	Volts	$V_{CC} = +5V, D_0 = 0V, D_1 = 0V$ $R_L = \infty$
	+8.0	+8.5		Volts	$V_{CC}^{-} = +5V, D_0 = 0V, D_1 = 0V$ $R_1 = 1k\Omega$
V <sub>DD</sub> (V <sub>CC</sub> Output)	+4.2	+4.5	+5.0	Volts	$V_{CC}^{L} = +5V, D_0 = V_{CC}, D_1 = V_{CC}$ $R_1 = \infty$
	+4.2	+4.5		Volts	$V_{CC}^{L}$ = +5V, $D_0$ = $V_{CC}$ , $D_1$ = $V_{CC}$ $R_L$ = 1k $\Omega$
NEGATIVE CHARGE PUMP	OUTPUT				CHARGE PUMP CAPACITORS: 1µF
V <sub>SS</sub> (2xV <sub>CC</sub> Output)	-9.5	-9.8	-10.0	Volts	$V_{CC} = +5V, D_0 = 0V, D_1 = 0V$ $R_1 = \infty$
	-8.0	-8.5		Volts	$V_{CC}^{-} = +5V, D_0 = 0V, D_1 = 0V$ $R_1 = 1k\Omega$
V <sub>SS</sub> (–V <sub>CC</sub> Output)	-4.2	-4.5	-5.0	Volts	$V_{CC}^{L} = +5V, D_0 = V_{CC}, D_1 = V_{CC}$ $R_1 = \infty$
	-4.0	-4.2		Volts	$V_{CC}^{L} = +5V, D_0 = V_{CC}, D_1 = V_{CC}$ $R_1 = 1k\Omega$
OSCILLATOR FREQUENCY					
f <sub>osc</sub>		300		kHz	SD = 0V
VOLTAGE CONVERSION EF	FICIENC	(			
V <sub>DD</sub> (2X V <sub>CC</sub> Output)	95	98		%	$R_1 = \infty$
V <sub>DD</sub> (2X V <sub>CC</sub> Output)	80	85		%	$R_{L}^{T} = 1k\Omega$
V <sub>SS</sub> (2X V <sub>CC</sub> Output)	85	90		%	$R_{L}^{L} = \infty$
V <sub>SS</sub> (2X V <sub>CC</sub> Output)	80	85		%	$R_{L}^{-} = 1k\Omega$
POWER REQUIREMENTS					
V <sub>cc</sub>	+4.75		+5.25	Volts	
ENVIRONMENTAL AND MEC	-	Ĺ			
Operating Temperature Range			+70	°C	
Storage Temperature Range	-65		+150	°C	

# **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>cc</sub>	+7V
V	+11V
V	–11V
Storage Temperature	65°C to +150°C
Power Dissipation	
16-pin Plastic DIP	1000mW
16-pin Plastic SOIC	1000mW

Package Derating:	
16-pin Plastic DIP	
ø <sub>JA</sub> 62 °	°C/W
16-pin Plastic SOIC	
ø <sub>JA</sub> 62°	°C/W

# **SP784 SPECIFICATIONS**

Typical @ 25°C and  $V_{_{\rm CC}}$  =  $V_{_{\rm CC}}\pm$  5% unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SUPPLY CURRENT					CHARGE PUMP CAPACITORS: 10µF
I <sub>CC</sub>		5	10	mA	$V_{CC} = +5V, R_L = \infty, V_O = 2xV_{CC}$
		1	5	mA	$V_{CC} = +5V, R_{L} = \infty, V_{O} = V_{CC}$
Shutdown I <sub>CC</sub>		10	25	μA	$V_{CC} = +5V, SD = V_{CC}$
POSITIVE CHARGE PUMP O					CHARGE PUMP CAPACITORS: 10µF
V <sub>DD</sub> (2xV <sub>CC</sub> Output)	+9.0	+9.8	+10.0	Volts	$V_{CC} = +5V, D_0 = 0V, D_1 = 0V$ $R_L = \infty$
	+8.0	+9.5		Volts	$V_{CC}^{L} = +5V, D_0 = 0V, D_1 = 0V$ $R_1 = 1k\Omega$
V <sub>DD</sub> (V <sub>CC</sub> Output)	+4.5	+4.8	+5.0	Volts	$V_{CC}^{-} = +5V, D_0 = V_{CC}, D_1 = V_{CC}$ $R_1 = \infty$
	+4.2	+4.5		Volts	$V_{CC}^{L}$ = +5V, $D_0 = V_{CC}$ , $D_1 = V_{CC}$ $R_L = 1k\Omega$
NEGATIVE CHARGE PUMP	OUTPUT				CHARGE PUMP CAPACITORS: 10µF
V <sub>SS</sub> (2xV <sub>CC</sub> Output)	-9.0	-9.8	-10.0	Volts	$V_{CC} = +5V, D_0 = 0V, D_1 = 0V$ $R_1 = \infty$
	-8.0	-9.5		Volts	$V_{CC}^{L} = +5V, D_0 = 0V, D_1 = 0V$ $R_1 = 1k\Omega$
V <sub>SS</sub> (–V <sub>CC</sub> Output)	-4.2	-4.5	-5.0	Volts	$V_{CC}^{L} = +5V, D_0 = V_{CC}, D_1 = V_{CC}$ $R_L = \infty$
	-4.0	-4.2		Volts	$V_{CC}^{L} = +5V, D_0 = V_{CC}, D_1 = V_{CC}$ $R_L = 1k\Omega$
OSCILLATOR FREQUENCY					
f <sub>osc</sub>		300		kHz	SD = 0V
VOLTAGE CONVERSION EF	FICIENC	(			
V <sub>DD</sub> (2X V <sub>CC</sub> Output)	90	98		%	$R_1 = \infty$
V <sub>DD</sub> (2X V <sub>CC</sub> Output)	80	95		%	$R_{L}^{L} = 1k\Omega$
V <sub>SS</sub> (2X V <sub>CC</sub> Output)	90	98		%	$R_{L}^{-} = \infty$
V <sub>SS</sub> (2X V <sub>CC</sub> Output)	80	95		%	$R_L = 1k\Omega$
POWER REQUIREMENTS					
V <sub>cc</sub>	+4.75		+5.25	Volts	
	ENVIRONMENTAL AND MECHANICAL				
Operating Temperature Range			+70	°C	
Storage Temperature Range	-65		+150	°C	

# **AC CHARACTERISTICS\***

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SP782 POWER-UP DELAY TIM					
$\begin{array}{l} \pm 10V \text{ OUTPUT} \\ t_{\text{DVDD}}; \text{ V}_{\text{DD}} \text{ Power On Delay} \\ t_{\text{DVSS}}; \text{ V}_{\text{SS}} \text{ Power-On Delay} \end{array}$		1000 1000		μs μs	$R_L = 1k\Omega$ $R_L = 1k\Omega$
$\pm$ <b>5V OUTPUT</b> t <sub>DVDD</sub> ; V <sub>DD</sub> Power On Delay t <sub>DVSS</sub> ; V <sub>SS</sub> Power-On Delay		10 150		μs μs	$R_L = 1k\Omega$ $R_L = 1k\Omega$
SP782 OUTPUT DELAY TIME					
t <sub>SD1</sub> ; Switching Delay from ±10V to ±5V t <sub>SD2</sub> ; Switching Delay from ±5V to ±10V		1000 500		μs μs	$R_L = 1k\Omega$ $R_L = 1k\Omega$
SP784 POWER-UP DELAY TIM	E				
$\pm$ <b>10V OUTPUT</b> t <sub>DVDD</sub> ; V <sub>DD</sub> Power On Delay t <sub>DVSS</sub> ; V <sub>SS</sub> Power-On Delay		5 5		ms ms	$R_L = 1k\Omega$ $R_L = 1k\Omega$
$\begin{array}{l} \pm \textbf{5V OUTPUT} \\ t_{\text{DVDD}}; V_{\text{DD}} \text{ Power On Delay} \\ t_{\text{DVSS}}; V_{\text{SS}} \text{ Power-On Delay} \end{array}$		10 1000		μs μs	$R_L = 1k\Omega$ $R_L = 1k\Omega$
SP784 OUTPUT DELAY TIME					
t <sub>SD1</sub> ; Switching Delay from ±10V to ±5V t <sub>SD2</sub> ; Switching Delay from ±5V to ±10V		10 2		ms ms	$R_L = 1k\Omega$ $R_L = 1k\Omega$

\* - Using the charge pump capacitor values specified in the previous pages for each device.








Figure 1. Charge Pump Waveforms













SP782/SP784 DS/08














SP782/SP784 DS/08




















### THEORY OF OPERATION

The **SP782/784's** charge pump design is based on **Sipex's** original patented charge pump design (5,306,954) which uses a four–phase voltage shifting technique to attain symmetrical 10V power supplies. In addition, the **SP782/ 784** charge pump incorporates a "programmable" feature that produces an output of  $\pm 10$ V or  $\pm 5$ V for V<sub>SS</sub> and V<sub>DD</sub> by two control pins, D0 and D1. The charge pump requires external capacitors to store the charge. Figure 1 shows the waveform found on the positive and negative side of capcitor C2. There is a free–running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1 (±10V)

—  $V_{SS}$  charge storage — During this phase of the clock cycle, the positive side of capacitors  $C_1$  and  $C_2$  are initially charged to +5V.  $C_1^+$  is then switched to ground and the charge on  $C_1^$ is transferred to  $C_2^-$ . Since  $C_2^+$  is connected to +5V, the voltage potential across capacitor  $C_2^$ is now 10V.

### Phase 1 (±5V)

—  $V_{SS}$  &  $V_{DD}$  charge storage and transfer — With the  $C_1$  and  $C_2$  capacitors initially charged to +5V,  $C_1^+$  is then switched to ground and the charge on  $C_1^-$  is transferred to the  $V_{SS}$  storage capacitor. Simultaneously the  $C_2^-$  is switched to ground and 5V charge on  $C_2^+$  is transferred to the  $V_{DD}$  storage capacitor.

### Phase 2 (±10V)

—  $V_{SS}$  transfer — Phase two of the clock connects the negative terminal of  $C_2$  to the  $V_{SS}$ storage capacitor and the positive terminal of  $C_2$  to ground, and transfers the generated –10V or the generated –5V to  $C_3$ . Simultaneously, the positive side of capacitor  $C_1$  is switched to +5V and the negative side is connected to ground.

### Phase 2 (±5V)

—  $V_{SS}$  &  $V_{DD}$  charge storage —  $C_1^+$  is reconnected to  $V_{CC}$  to recharge the  $C_1$ capacitor.  $C_2^+$  is switched to ground and  $C_2^-$  is connected to  $C_3$ . The 5V charge from Phase 1 is now transferred to the  $V_{SS}$  storage capacitor.  $V_{ss}$  receives a continuous charge from either  $C_1$  or  $C_2$ . With the C1 capacitor charged to 5V, the cycle begins again.

#### Phase 3

 $-V_{DD}$  charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C<sub>1</sub> produces -5V in the negative terminal of C<sub>1</sub>, which is applied to the negative side of capacitor C<sub>2</sub>. Since C<sub>2</sub><sup>+</sup> is at +5V, the voltage potential across C<sub>2</sub> is 10V. For the 5V output, C<sub>2</sub><sup>+</sup> is connected to ground so that the potential on C<sub>2</sub> is only +5V.

#### Phase 4

—  $V_{DD}$  transfer — The fourth phase of the clock connects the negative terminal of  $C_2$  to ground and transfers the generated 10V or the generated 5V across  $C_2$  to  $C_4$ , the  $V_{DD}$  storage capacitor. Again, simultaneously with this, the positive side of capacitor  $C_1$  is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both  $V_{DD}$  and  $V_{SS}$  are separately generated from  $V_{CC}$  in a no-load condition,  $V_{DD}$  and  $V_{SS}$  will be symmetrical. Older charge pump approaches that generate  $V^-$  from  $V^+$  will show a decrease in the magnitude of  $V^-$  compared to  $V^+$  due to the inherent inefficiencies in the design.




Figure 2. Charge Pump Phase 1 for  $\pm 10V$ .




Figure 3. Charge Pump Phase 1 for  $\pm 5V$ .




Figure 4. Charge Pump Phase 2 for  $\pm 10V$ .




Figure 6. Charge Pump Phase 3.

The oscillator frequency or clock rate for the charge pump is designed for low power operation. The oscillator changes from a high frequency mode (400kHz) to a low frequency mode (20kHz) when the SD pin goes to a logic "1". The lower frequency allows the **SP782/ SP784** to conserve power when the outputs are not being used.

### **EFFICIENCY INFORMATION**

A charge pump theoretically produces a doubled voltage at 100% efficiency. However in the real world, there is a small voltage drop on the output which reduces the output efficiency. The **SP782** and **SP784** can usually run 99.9% efficient without driving a load. While driving a 1k $\Omega$  load, the **SP782** and **SP784** remain at least 90% efficient.

$$\begin{split} \text{Total Output Voltage Efficiency} &= \\ [(V_{\text{OUT}}+) / (2^*V_{\text{CC}})] + [(V_{\text{OUT}}-) / (-2^*V_{\text{CC}})] ; \\ V_{\text{OUT}}+ &= 2^*V_{\text{CC}} + V_{\text{DROP}} + \\ V_{\text{OUT}}- &= -2^*V_{\text{CC}} + V_{\text{DROP}} - \\ V_{\text{DROP}}- &= (I-)^*(R_{\text{OUT}}-) \\ V_{\text{DROP}}+ &= (I+)^*(R_{\text{OUT}}+) \end{split}$$

Power Loss =  $I_{OUT}^{*}(V_{DROP})$ 

The efficiency changes as the external charge pump capacitors are varied. Larger capacitor values will strengthen the output and reduce output ripple usually found in all charge pumps. Although smaller capacitors will cost less and




Figure 5. Charge Pump Phase 2 for  $\pm 5V$ .




Figure 7. Charge Pump Phase 4.

save board space, lower values will reduce the output drive capability.

The output voltage ripple is also affected by the capacitors, specifically C3 and C4. Larger values will reduce the output ripple for a given load of current. The current drawn from either output is supplied by just the storage capacitor, C3 or C4, during one half cycle of the internal oscillator. Note that the output current from the postive charge pump is the load current plus the current taken by the negative charge pump. Thus the formula representation for the output ripple voltage is:

$$\begin{aligned} & \mathsf{V}_{\mathsf{RIPPLE}} + = \{1 \ / \ (f_{\mathsf{OSC}}) \ * \ 1 \ / \ \mathsf{C3}\} \ * \ 0.5 \ * \ \mathbf{I}_{\mathsf{OUT}} + \\ & \mathsf{V}_{\mathsf{RIPPLE}} - = \{1 \ / \ (f_{\mathsf{OSC}}) \ * \ 1 \ / \ \mathsf{C3}\} \ * \ 0.5 \ * \ \mathbf{I}_{\mathsf{OUT}} - \end{aligned}$$

To minimize the output ripple, the C3 and C4 storage capacitors can be increased to over  $10\mu F$  whereas the pump capacitors can range from  $1\mu F$  to  $5\mu F$ .

Multiple **SP782/784** charge pumps can be connected in parallel. However, the output resistance on both pump outputs will be reduced. The effective output resistance is the output resistance of one pump divided by the number of charge pumps connected. It is important to keep the C1 and C2 capacitors separate for each charge pump. The storage capacitors, C3 and C4, can be shared.

#### SHUTDOWN MODE

The internal oscillator of the **SP782** and **SP784** can be shutdown through the SD pin. In this state, the  $V_{DD}$  and  $V_{SS}$  outputs are inactive and the power supply current reduces to  $10\mu$ A.

## LATCH ENABLE PIN

The **SP782** and **SP784** includes a control pin (LAT) that latches the D0 and D1 control lines. Connecting this pin to a logic HIGH state will allow transparent operation of the D0 and D1 control lines. This input can be left floating since there is an internal pull-up resistor which will allow the latch to be transparent.

## **APPLICATIONS INFORMATION**

The **SP782** and **SP784** can be used in various applications where  $\pm 10V$  is needed from a +5V source. Analog switches, op-amp power supplies, and LCD biasing are some applications where the charge pumps can be used.

The charge pump can also be used for supplying voltage rails for RS-232 drivers needing  $\pm 12V$ . The  $\pm 10V$  output from the charge pump is more than adequate to provide the proper V<sub>OH</sub> and V<sub>OL</sub> levels at the driver output.

Figure 8 shows how the **SP784** can be used in conjunction with the SP524 multiprotocol transceiver IC. The programmability is ideal for RS-232 and RS-423 levels. The RS-232 driver output voltage swing ranges from  $\pm$ 5V to  $\pm$ 15V. In order to meet this requirement, the charge pump must generate  $\pm$ 10V to the transceiver IC. The RS-423 driver output voltage range is  $\pm 4.0$ V to  $\pm 6.0$ V. When the SP524 transceiver is programmed to RS-423 mode (V.10), the charge pump now provides  $\pm 5$ V, through D0 and D1, thus allowing the driver outputs to comply with  $V_{OC} \leq 6.0$ V as well as the  $V_{T}$  requirement of  $\pm 4.0$ V minimum with a 450 $\Omega$  load to ground.

In older configurations, separate DC sources needed to be configured or regulated down from  $\pm 10V$  to  $\pm 5V$  in a given application. A typical charge pump providing  $V_{DD}$  and  $V_{SS}$  would require external clamping such as 5V Zener diodes. RS-423 (V.10) is usually found in RS-449, EIA-530, EIA-530A, and V.36 modes.

When the control lines D0 and D1 are both at a logic HIGH,  $V_{DD} = +5V$  and  $V_{SS} = -5V$ . All other inputs to the control lines result in  $V_{DD} = +10V$  and  $V_{SS} = -10V$ . Control of the **SP784** in an application with **Sipex's SP524** can be found in *Figure 8*.

SP782/SP784 DS/08




Figure 8. SP784 Application w/ SP524 Multi-Protocol Transceiver IC.






Figure 9. SP782 and SP784 Block Diagrams





ORDERING INFORMATION						
Model	Temperature Range	Package Types				
SP782CP						
SP784CP						
SP782CT	0°C to +70°C					
SP784CT						

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.