





Two and Four Channel 12-Bit Multiplexed Sampling ADCs

- Two or Four Channel Input Mux
- 12 Bit Resolution
- Single +5Volt Supply
- Internal 1.25 Volt Reference
- Unipolar 0 to +2.5 Volt Input Range
- Fast, 3.75 µs Conversion Time per Channel
- Fast Power Shutdown/Turn-On Mode
- 3-Wire Synchronous Serial High Speed Interface
- 2µA Shutdown Mode (10µW)
- Low Power CMOS 42mW typical



DESCRIPTION

The **SP8542** (2 channel) and **SP8544** (4 channel) are 12-Bit serial in/out data acquisition systems with a bi-directional serial interface. The devices contain a high speed 12-Bit analog to digital converter, internal reference, and a 2 or 4 channel input mux which drives the internal sample/hold circuitry. The **SP8542** is available in 16-pin PDIP and SOIC packages, and the **SP8544** is available in 18-pin PDIP and SOIC packages, specified over Commercial and Industrial temperature ranges.



ABSOLUTE MAXIMUM RATINGS

(TA=+25°C unless otherwise noted)	
VDD to DGND	0.3V to +7V
VDA to AGND	0.3V to +7V
Vin to AGND	0.3V to VDA +0.3V
Digital Input to VSS	0.3V to VDD+0.3V
Digital Output to VSS	0.3V to VDD+0.3V
Operating Temp. Range	
Commercial (J,K Version)	0°C to 70°C
Industrial (A,B Version)	40°C to +85°C
Storage Temperature	65°C to 150°C
Lead Temperature(Solder 10sec)	+300°C
Power Dissipation to +70°C	500mW
Derate Power Dissipation Above 70°C	10mW/ °C



CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

Unless otherwise noted the following specifications apply for $V_{DD} = 5V$ with limits applicable for $T_A = 25$ °C.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DC Accuracy		40		Dita	
Resolution Integral Linearity		12		Bits	
J, A		+0.6	<u>+</u> 1.0	LSB	
K ,B		±0.4	±0.75	LSB	
Differential Linearity Error					,
J, A		+0.5	<u>+</u> 1.0	LSB	No Missing Codes
K ,B		±0.5	±1.0	LSB	No Missing Codes
,		_			ŭ
Gain Error		.00	.4.0	0/ 500	
J, A K,B		±0.2 +0.1	<u>+</u> 1.0 +0.5	%FSR %FSR	Externally Trimmable to Zero Externally Trimmable to Zero
K,D		<u>+</u> 0.1	<u>+</u> 0.5	/01-3K	Externally Trimmable to Zero
Offset Error					
J, A		<u>+</u> 4	<u>+</u> 7	LSB	Externally Trimmable to Zero
K,B		<u>+</u> 3	<u>+</u> 5	LSB	Externally Trimmable to Zero
Analog Input		0 to 2.5		Volts	
Input Impedance On Channel		8		pF	In series with 1.4K Ω
Off Channel (2)		1.0		$G\Omega$	note 2
Input Bias Current		1.0		nA	
Channel to Channel					
Crosstalk Off to On Channel		-90	-80	dB	@ 10KHz Full Scale sine wave
On to On Channel		-90	-00	ub	@ TORTIZ Full Scale sille wave
Conversion Speed	400				
Sample Time (1) Conversion Time (1)	400 3.75			ns μs	
Complete Cycle (1)	4.25			μs μs	
Convert Rate (1)			117.6	KĤz	2 Channels
Clock Speed			4	MHz	
Date Rate (1)			235 58.8	KHz KHz	Total Conversion Rate 4 Channels
Convert Rate (1)			0.00	NΠZ	4 Charlies

SPECIFICATIONS (continued)

Unless otherwise noted the following specifications apply for V_{DD} = 5V with limits applicable for T_A = 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Reference Output Ref. Out Temp. Coef.		1.25		Volt	
J, A		30		ppm/°C	
K,B		20		ppm/°C	
Ref.Out Error		<u>+</u> 4	<u>+</u> 25	mV	
Output Current		1		mA	
Digital Inputs Input Low Voltage , VIL			0.8	Volt	VDD=5V ±5%
Input High Voltage , VIH	2.0			Volt	VDD=5V ±5%
Input Current IIN		<u>+</u> 1		μА	
Input Capacitance Digital Outputs		3		pF	
Data Format (3)					
Data Coding (4)					
VOH	4.0			Volt	VDD=5V±5%, IOH=-0.4mA
VOL			0.4	Volt	VDD=5V±5%, IOL=+1.6mA
AC Accuracy					
Spurious Free Dynamic Range (SFDR)		78		dB	fin=47KHz
Total Harmonic Distortion (THD)		-74		dB	fin=47KHz
Signal to Noise & Distortion (SINAD)		70		dB	fin=47KHz
Signal to Noise (SNR)		71		dB	fin=47KHz
Sampling Dynamics					
Acquisition Time to 0.01%		250		ns	
-3dB Small Signal BW		13		MHz	
Aperture Delay		35		ns	
Aperture Jitter		10		ps RMS	

SPECIFICATIONS (continued)

Unless otherwise noted the following specifications apply for $V_{DD} = 5V$ with limits applicable for $T_A = 25$ °C.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Power Supplies					
VDD	+4.75	+5	+5.25	V	
Supply Current					
Operating Mode		8.4	14	mA	SD=0
Shutdown Mode		.01	2	μΑ	SD=1
Power Dissipation					
Operating Mode		42	70	mW	SD=0
Shutdown Mode		0.05	10	μW	SD=1
Power Turn On			20	μS	Via Shutdown Control to 1 LSB settling error.
Temperature Range					
Commercial	0	to	+70	°C	
Industrial	-40	to	+85	°C	
Storage	-65	to	+150	°C	

⁽¹⁾ Free Running Mode

⁽²⁾ Note that the transition from off to on causes charging currents that increase the average input current
(3) Data Format is 12-Bit Serial

⁽⁴⁾ Data Coding is binary (see Timing Diagram)

SP8542 PIN ASSIGNMENTS

Pin 1-N.C.-No Connection

Pin 2-CH0-Analog Mux Input 0

Pin 3-CH1-Analog Mux Input 1

Pin 4-AGND-Analog Ground

Pin 5-VSS Digital Ground

Pin 6-SCLK-Serial Clock Input

Pin 7-DOUT Digital Data Output

Pin 8-DIN Mux Channel Selection Input

Pin 9-Status

Pin 10-CS-Chip Select Bar Input, High

Deselects chip, Low Selects chip

Pin 11-SD-Shutdown Input, logic low = power

 $up,\,logic\;high=powerdown$

Pin 12-VDD Digital +5V supply

Pin 13-VDA Analog +5V supply

Pin 14-OffADJ External Offset Adjust

Pin 15-Refout-Voltage Reference Output

Pin 16-GAINADJ-External Gain Adjustment

SP8544 PIN ASSIGNMENTS

Pin 1-N.C.-No Connection

Pin 2-CH0-Analog Mux Input 0

Pin 3-CH1-Analog Mux Input 1

Pin 4-CH2-Analog Mux Input 2

Pin 5-CH3-Analog Mux Input 3

Pin 6-AGND-Analog Ground

Pin 7-VSS Digital Ground

Pin 8-SCLK-Serial Clock Input

Pin 9-DOUT Digital Data Output

Pin 10-DIN Mux Channel Selection Input

Pin 11-Status

N.C.

CH₀

CH1

CH2

СНЗ

AGND

Vss

SCLK

D_{OUT}

Pin 12-CS-Chip Select Bar Input, High

Deselects chip, Low Selects chip

Pin 13-SD-Shutdown Input, logic low = power

up, logic high = powerdown

Pin 14-VDD Digital +5V supply

Pin 15-VDA Analog +5V supply

Pin 16-OffADJ External Offset Adjust

SP8544

Pin 17-Refout-Voltage Reference Output

Pin 18-GAINADJ-External Gain Adjustment

18

GAIN ADJUST

OFFSET ADJ.


REF OUT

 V_{DA}

SD

STATUS

DIN



SP 8544 Channel Selection Truth Table

$MA\emptyset$	Channel Selection	
0	СНØ	_
1	CH1	

SP 8542 Channel Selection

MA1	$MA\emptyset$	Channel Selection
0	0	CHØ
0	1	CH1
1	0	CH2
1	1	CH3

Truth Table




Figure 1. Operating Circuit

FEATURES

The **SP8542** and **SP8544** are two and four channel 12-Bit serial In/Out data acquisition system. The device contains a high speed 12-bit analog to digital converter, internal reference, and a two or four channel input Mux which drives the internal sample and hold circuit.

The **SP8542** and **SP8544** are fabricated in Sipex' Bipolar Enhanced CMOS Process that permits state-of-the-art design using bipolar devices in the analog/linear section and extremely low power CMOS in digital/logic section.

CIRCUIT OPERATION

Figure 1 and 2 shows a simple circuit required to operate the **SP8542** and **SP8544**. Please refer to the free running mode timing diagram or the slave mode timing diagram. The conversion is controlled by the user supplied signals Chip Select Bar (CS) which selects and deselects the device, and a system clock (SCLK).

A high level applied to \overline{CS} asynchronously clears the internal logic, puts the sample & hold (CDAC) into sample mode and places the DOUT (Data Output) pin in a high impedance state.

Conversion is initiated by falling edge on \overline{CS} in slave mode at which point the selected input voltage is held and a conversion is started. A delay tCS of 90ns is required between the falling edge of \overline{CS} and the first rising of SCLK.

The device responds to the shut down signal asynchronously so that a conversion in progress will be interrupted and the resulting data will be erroneous. A $20\,\mu\text{Sec}$ delay is required between the falling edge of shutdown and initiation of a conversion.

Input Data Format

The **SP8542** requires, in addition to the Chip Select Bar (\overline{CS}) and System Clock (SCLK) signals, one multiplexer configuration bit (MA0). The **SP8544** requires, in addition to the Chip Select Bar (\overline{CS}) and System Clock (SCLK) signals, two multiplexer configuration bits (MA1 and MA0). These bits are shifted into the DIN pin, MSB first, during the first two clocks of the 16 clock conversion cycle and configure the input multiplexer to select the desired input channel.




Figure 2. Operating Circuit

These bits, if shifted in during the nth conversion, will determine the input configuation for the (n+1) conversion (see timing diagram). The input range is 0 to 2.5V. The serial output is Hi-Z unless conversion data is being shifted out. It is therefore possible to tie the DIN pin to the DOUT pin for a 3-wire interface or leave them seperate for a 4-wire interface. The output is compatible with SPI, QSPI and MICROWIRE serial communication protocols.

Output Data Format

12 Bits of data are sent in 16 clock cycles for each conversion. Dout is in high impedance state during the first four clock cycles of the conversion and sends the 12 bits of data MSB first, in the succeeding 12 clock cycles. Output data changes on the falling edge of SCLK and is stable on the rising edge of SCLK.

Free Running operation is obtained by holding \overline{CS} low. In this mode an oscillator is connected directly to SCLK pin. The SCLK signal along with the STATUS output Signal are used to synchronize the host system with the converter's

data. In this mode there is a single dead SCLK cycle between the 16th clock of one conversion and the first clock of the following conversion for both the SP8542 and SP8544. At a clock frequency of 4 MHz the SP8542 provides a throughput rate of 117.6KHz for both channels and the SP8544 provides a throughput rate of 58.8KHz for all four channels. Both devices provide a throughput rate of 235KHz for one channel in Free Running Mode.

In slave mode operation, \overline{CS} is brought high between each conversion so that all conversions are initiated by falling edge on \overline{CS} .

Layout Considerations

Because of the high resolution and linearity of the SP8542 and SP8544 system design considerations such as ground path impedance and contact resistance become very important.

To avoid introducing distortion when driving the analog inputs of these devices, the source resistance must be very low, or constant with signal level. Note that in the operating circuit there is no connection made between VDA and the system power supply. This is because the analog supply pin (VDA) is connected internally to the digital supply pin (VDD) through a ten ohm resistor.

This connection when combined with a parallel combination of $6.8\mu F$ tantalum and $0.1\mu F$ ceramic capacitor between VDA and analog ground, will provide some immunity to noise which resides on the system supply. To maintain maximum system accuracy, the supply connected to the VDD pin should be well isolated from digital supplies and wide load variations.

To limit effects of digital switching elsewherein a system, it often makes sense to run a seperate +5Vsupply conductor from the supply requlator to any analog components requiring +5V including the **SP8542** and **SP8544**. Noise on the power supply lines can degrade the converters performance, especially corrupting are noise and spikes from a switching power supply.

The ground pins (AGND and VSS) on the SP8542 and SP8544 are separated internally and should be connected to each other under the converter. The use of separate Analog & Digital ground planes is usually the best technique for preserving dynamic performance and reducing noise coupling into sensitive converter circuits. Where any compromise must be made the common return of the analog input signal should be referenced to the AGND pin of the converter. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

Coupling between analog and digital lines should be minimized by careful layout. For instance, if analog and digital lines must cross they should do so at right angles. Parallel analog and digital lines should be separated from each other by a trace connected to common.

If external gain and offset potentiometers are used, the potentiometers and related resistors should be located as close to the **SP8542** and **SP8544** as possible.

Minimizing "Glitches"


Coupling of external transients into an analog to digital converter can cause errors which are difficult to debug. In addition to the above discussions on layout considerations, bypassing and grounding, there are several other useful steps that can be taken to get the best analog performance from a system using the SP8542 or SP8544 converter. These potential system problem sources are particularly important to consider when developing a new system, and looking for causes of errors in breadboards.


First, care should be taken to avoid transients during critical times in the sampling and conversion process. Since the **SP8542** and **SP0544** have internal sample/hold function the signal that puts the device into hold state (\overline{CS}) going low is critical, as it would be on any sample/hold amplfier. The (\overline{CS}) falling edge should have 5 to 10 ns transition time, low jitter, and have a minimal ringing, especially during the first 35 ns after it falls.


TIMING CHARACTERISTICS


(Typical @ 25°C with $V_{DD} = +5V$, unless otherwise noted)


PARAMETER	MIN.	TYP.	MAX.	UNIT	COND.
Thoughput Time (tTP=tA+tC)	4.25			μs	
Acquisition Time (tA) (2 SCLK Periods)	400	500		ns	
Conversion Time (tC) (15 SCLK Periods)	3.75			μs	
SCLKLow Pulse Width (tSKL)	110	125		ns	
SCLK High Pulse Width (tSKH)	110	125		ns	
SCLK Period (tSKT)	250			ns	
Setup Time DIN to SCLK Rising (tDISU)	0			ns	
Hold Time from SCLK Rising to DIN (tDIH).	5			ns	
Buss Relinquish Time (tBR)		45		ns	
Setup Time -SCLK Falling to CSN Falling (tCSSU)	10			ns	
CSN Low Before SCLK Rises (tCS)	90			ns	
SCLK Falling to Data Valid (tSD)		50		ns	
CSN Falling to STATUS Rising (tDCS)		69		ns	
SCLK 17Falling to Status Rising Free Run (tDSS)		70		ns	
SCLK16 Falling to Status Falling (tDSE)		45		ns	
Delay SD Low to initiate Conversion (t _{PU})		5		μs	
Aperture Delay Slave-Mode (tAPC)		30		ns	
Aperture Delay Free-Running Mode (tAPS)		35		ns	














	ORDERING	INFORMATION	
Model	INL Linearity (LSB)	Temperature Range	Package Types
SP8542JN	±1.0	0°C to +70°C	16-pin, 0.3" Plastic DIF
SP8542JS	±1.0	0°C to +70°C	16-pin, 0.3" SOI
SP8542KN	±0.75	0°C to +70°C	16-pin, 0.3" Plastic DI
SP8542KS	±0.75	0°C to +70°C	16-pin, 0.3" SOI
SP8542AN	±1.0	40°C to +85°C	16-pin, 0.3" Plastic DI
SP8542AS	±1.0	40°C to +85°C	16-pin, 0.3" SOI
SP8542BN	±0.75	40°C to +85°C	16-pin, 0.3" Plastic DI
SP8542BS	±0.75	-40°C to +85°C	
Model	INL Linearity (LSB)	Temperature Range	Package Type
SP8544JN		0°C to +70°C	18-pin, 0.3" Plastic DI
SP8544JN SP8544JS	±1.0	0°C to +70°C	18-pin, 0.3" Plastic DI
SP8544JNSP8544JSSP8544JSSP8544KNSP8544KN	±1.0±1.0	0°C to +70°C 0°C to +70°C 0°C to +70°C	
SP8544JNSP8544JSSP8544KNSP8544KNSP8544KS	±1.0±1.0±2.75	0°C to +70°C	
SP8544JNSP8544JSSP8544KNSP8544KNSP8544KSSP8544KSSP8544ANSP8544AN	±1.0	0°C to +70°C	
SP8544JNSP8544JSSP8544KNSP8544KNSP8544KSSP8544ANSP8544ANSP8544ASSP8544AS	±1.0	0°C to +70°C	

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.