# SIEMENS

5-V Low-Drop Voltage Regulator

TLE 4266

Bipolar IC

Features

- Output voltage tolerance $\leq \pm 2 \%$
- Very low current consumption
- Low-drop voltage
- Overtemperature protection
- Reverse polarity proof
- Wide temperature range
- Suitable for use in automotive electronics
- Inhibit

5:1

P-SOT223-4-2

| Type	Ordering Code	Package
▼ TLE 4266 G	Q67006-A9152	P-SOT223-4-2

▼ New type

Functional Description

TLE 4266 G is a 5 V low-drop voltage regulator in a P-SOT223-4-2 SMD package. The IC regulates an input voltage V_i in the range of 5.5 V < V_i < 45 V to V_{Qrated} = 5 V. The maximum output current is more than 120 mA. The IC can be switched off via the inhibit input, which causes the current consumption to drop below 10 µA. The IC is shortcircuit-proof and incorporates temperature protection that disables the IC an overtemperature.

Dimensioning Information on External Components

The input capacitor C_i is necessary for compensating line influences. Using a resistor of approx. 1 Ω in series with C_i, the oscillating of input inductivity and input capacitance can be clamped. The output capacitor C_Q is necessary for the stability of the regulating circuit. Stability is guaranteed at values $C_Q \geq 10$ µF and an ESR ≤ 10 Ω within the operating temperature range.

Pin Configuration

(top view)

Pin Definitions and Functions

Pin	Symbol	Function
1	V_I	**Input voltage;** block to ground directly at the IC with a ceramic capacitor.
2	Inh	**Inhibit;** low-active input.
3	V_Q	**5-V output voltage;** block to ground with a $\geq 10\ \mu F$ capacitor.
4	GND	**Ground**

Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any oversaturation of the power element. The IC also incorporates a number of internal circuits for protection against:

● Overload,
● Overtemperature,
● Reverse polarity.

AEB01725

Block Diagram

Absolute Maximum Ratings

$T_j = -40$ to $150\ °C$

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input					
Voltage	V_i	-42	45	V	
Current	I_i				internally limited
Inhibit					
Voltage	V_e	-42	45	V	
Output					
Voltage	V_Q	-1	16	V	
Current	I_Q				internally limited
GND					
Current	I_M	50		mA	
Temperature					
Junction temperature	T_j		150	$°C$	
Storage temperature	T_S	-50	150	$°C$	
Operating Range					
Input voltage	V_i	5.5	45	V	
Junction temperature	T_j	-40	150	$°C$	
Thermal Resistance					
Junction ambient	R_{thjA}		100	K/W	soldered
Junction case	R_{thjC}		25	K/W	

Characteristics

$V_I = 13.5$ V; -40 °C $\leq T_j \leq 125$ °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Output voltage	V_Q	4.9	5	5.1	V	5 mA $\leq I_Q \leq$ 100 mA 6 V $\leq V_i \leq$ 28 V
Output-current limitation	I_Q	120	150		mA	
Current consumption $I_q = I_i - I_Q$	I_q		0	10	µA	$V_e = 0$ V; $T_j \leq 100$ °C
Current consumption $I_q = I_i - I_Q$	I_q			400	µA	$I_Q = 1$ mA
Current consumption $I_q = I_i - I_Q$	I_q		10	15	mA	$I_Q = 100$ mA
Drop voltage	V_{Dr}		0.25	0.5	V	$I_Q = 100$ mA[1]
Load regulation	ΔV_Q			40	mV	$I_Q = 5$ to 100 mA $V_i = 6$ V
Supply-voltage regulation	ΔV_Q		15	30	mV	$V_I = 6$ V to 28 V $I_Q = 5$ mA
Supply-voltage rejection	SVR		54		dB	$f_r = 100$ Hz $V_r = 0.5\ V_{SS}$

Inhibit

Inhibit on voltage	$V_{e,\,on}$			3.5	V	
Inhibit off voltage	$V_{e,\,off}$	0.8			V	
Inhibit current	I_e	5	15	25	µA	$V_e = 5$ V

1) Drop voltage = $V_i - V_Q$ (measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at $V_i = 13.5$ V).

AES01726

Measuring Circuit

AES01727

**Application Circuit**

Drop Voltage V_{Dr} versus Output Current I_Q

AED01978

Graph: V_{Dr} (mV) vs I_Q (mA). Curves labeled $T_j = 125\,°C$ and $T_j = 25\,°C$.

Current Consumption I_q versus Input Voltage V_i

AED01979

Graph: I_q (mA) vs V_i (V). Curves labeled $R_L = 50\ \Omega$ and $R_L = 100\ \Omega$.

Current Consumption I_q versus Output Current I_Q

AED01980

Graph: I_q (mA) vs I_Q (mA). Curve labeled $V_i = 13.5\ V$.

Current Consumption I_q versus Output Current I_Q

AED01981

Graph: I_q (mA) vs I_Q (mA). Curve labeled $V_i = 13.5\ V$.

Output Voltage V_Q versus Temperature T_j

AED01982

V_Q V

$V_i = 13.5\ V$

5.20
5.10
5.00
4.90
4.80
4.70
4.60

−40   0   40   80   120 °C 160

T_j

Output Current I_Q versus Input Voltage V_i

AED01983

I_Q mA

$T_j = 25\ °C$

$T_j = 125\ °C$

200
150
100
50
0

0   10   20   30   40 V 50

V_i

Output Voltage V_Q versus Input Voltage V_i

AED01984

V_Q V

$R_L = 50\ \Omega$

6
5
4
3
2
1
0

0   2   4   6   8 V 10

V_i

Output Voltage V_Q versus Inhibit Voltage V_e

AED02014

V_q V

$V_I = 13.5\ V$

$V_I = V_e$

6
5
4
3
2
1
0

0   1   2   3   4   5 V 6

V_e

Package Outlines

P-SOT223-4-2 (SMD)
(Plastic Small Outline Transistor)

6.5±0.2
3±0.1
4
+0.2
n.DIN 6784
1   2   3
0.7±0.1
2.3
4.6

1.6±0.1
0.32
0.24
0.1max
15° max
15° max
7.0±0.3
1.7
3.5±0.2
10°
0.45±0.02
1.8max

GPS05560

GPS05560

Weight approx. 0.15 g

Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book "Package Information"
SMD = Surface Mounted Device

Dimensions in mm