
## INTRODUCTION

The S5A1903X01 implements the voice intelligibility processor (VIP). The VIP is a signal processing algorithm designed to increase the intelligibility of human speech in a high ambient noise environment. Unlike noise cancellation or adaptive speech filtering systems, VIP operates on the speech signal only and is totally independent of the noise. This approach makes speech clearer and easier to understand regardless of the characteristics of the noise source, and eliminates the need for processing of the noise signal.

In addition to VIP, the S5A1903X01 includes voice equalizer. The equalizer is composed of four different frequency bands, and each band is controlled between +12dB and -12dB. Thus, it can be used to compensate of speaker characteristics.



The Figure 1 shows how the S5A1903X01 interfaces to Vocoder and Codec in cellular phone.

#### **MAIN FEATURES**

- IP Mode
- Equalizer Mode
- 16-bit Fixed Point DSP Core
- Two Internal 256-word Data RAM
- 2K-word Internal Program ROM
- Wide Range of System Clock
  - : 8 40 MHz
  - PCM Input/ Output Interface
  - I<sup>2</sup>C Host Interface
  - Low Power Consumption less than 4mA in working mode 10uA in sleep mode
  - Packages: 32-LQFP/ 32-BCC
  - 3V Single Power Supply

### ORDERING INFORMATION

Device	Package	Temperature Range
S5A1903X01-E0R0	32 LQFP	0°C − 70°C


## **APPLICATIONS**

- Cellular Phone
- Wireless and Traditional Telephone




# **BLOCK DIAGRAM**

# **System Block Diagram**






# **Chip Block Diagram**





# **Functional Block Diagram**



# **PIN ASSIGNMENTS**

25 VDD4 26	TIDRA	8 17 16 SCL
TODR 27  GPO3 28  GPO2 29  DOUT 30  GND4 31	<b>S5A1903X01</b> 32BCC (Top View)	15 SDA  14 GND2  13 CKIN  12 VDD2  11 MCLK
GPO1 32 1 00 0	2 3 4 5 6 7 E 100 01 01 01 01 01 01 01 01 01 01 01 01	



5

# **PIN DESCRIPTION**

Related Block	PIN NAME	PIN NO.	I/O	Description
	RESB	8	I	Reset: Active Low
HIU	SDA	15	I/O	I <sup>2</sup> C Serial Data
	SCL	16	I	I <sup>2</sup> C Serial Clock
	SAS	17	I	I <sup>2</sup> C Address Selection
	DIN	10	I	16 Bit PCM Serial Data In
CIU	DOUT	30	0	16 Bit PCM Serial Data Out
	FS	9	I	PCM Data Frame Sync.
	MCLK	11	I	PCM Data Bit Clock
System	CKIN	13	I	System Clock (9.84MHz)
	GPI0	3	I	Test Pin0 (Host INT. Indicator)
	GPI1	4	I	Test Pin1(0:No Fade, 1:Fade)
	GPI2	5	I	Test Pin2 (0:RAM Test)
	GPI3	6	I	Test Pin3 (0:Codec Bypass)
	TSELDR0	19	I	Test Pin for JTAG
	TSELDR1	20	I	Test Pin for JTAG
TEST	TUPDDR	21	I	Test Pin for JTAG
	TSHFTDR	23	I	Test Pin for JTAG
	TIDR	24	I	Test Pin for JTAG
	TCLKDR	25	I	Test Pin for JTAG
	TODR	27	0	Test Pin for JTAG
	GPO0	1	0	Host Ack. Pin
	GPO1	32	0	Host Test Output
	GPO2	29	0	Host Test Output
	GPO3	28	0	Host Test Output
Power	VDD1, VDD2 VDD3, VDD4	2, 12, 18, 26	Р	Digital Power (+3.0V)
Ground	GND1, GND2 GND3, GND4	7, 14, 22, 31	G	Digital GND




## DSP PORT ASSIGNMENT FOR I/F WITH PERIPHERALS

I/F	Read/ Write Port		Interrupt
HIU	Read	EXT1	INT1
HIO	Write	EXT1	11111
CIU	Read	EXT0	INT0
Ciu	Write	EXT0	INTO

## HARDWARE SPECIFICATION

## **CODEC INTERFACE UNIT (CIU)**

— Time Diagram



Important!:

During FS (Frame Sync. Clock) high, the falling edge of MCLK (PCM Bit Clock) should exist one time.


### **HOST INTERFACE UNIT (HIU)**

#### 4C Bus Interface

The VIP can be controlled by a microcontroller via the 2-line I2C bus, SDA (Serial Data Line) and SCL (Serial Clock Line). Both lines must be connected to a positive supply via pull-up resistor. Data transfer may be initiated only when the bus is not busy. When the bus is free, both lines are high. The data on the SDA line must be stable during the high period of clock, SCL. When the SCL is low, the SDA can change. Every byte transferred through the SDA line must contain 8 bits including programmable slave address and read/write direction control bit. Each byte must be followed by acknowledge bit which is sent back to the microcontroller by the VIP by pulling down the SDA line. The MSB is transferred first.

# 4C bus interface start and stop condition

The start condition is high to low transition of the SDA line while the SCL is high. The stop condition is low to high transition of the SDA line while SCL is high.






## 1C Bus Interface Acknowledge

The acknowledge related clock pulse is generated by a microcontroller.

The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse. The slave-transmitter generates negative acknowledge when read operation processes. The negative acknowledge is generated by a master (microcontroller).





# **COMMAND**

### **SUMMARY**

IC Address	Command	Data		Description	
80H	01H	-		Bypass (Default, DSP OFF)	
80H	02H	-		VIP	
80H	03H		-	Equalizer	
80H	04H		-	Equalizer Flat	
80H	05H		=	Equalizer Mode1	
80H	06H		-	Equalizer Mode2	
80H	07H		-	Equalizer Mode3	
80H	08H		-	Equalizer Mode4	
		00	)H	VIP Level 100%	
80H	09H	01	Н	VIP Level 80%	
		02	2H	VIP Level 60%	
		Bit[7:5]	Bit[4:0]		
		000B		Band1 Gain Control	
80H	0AH	001B	00000H -	Band2 Gain Control	
		010B	11000H	Band3 Gain Control	
		011B		Band4 Gain Control	
80H	0BH	* *	Н	Host Test Mode (Return **H). Read after IC Read Address 0x81	
		Bit [7:4]	Bit [3:0]		
		0H	0H - CH	VIP Filter1 Gain Control	
80H	0CH		0H - CH	Bit [3:0] = 0H: +12dB, Bit [3:0] = CH: 0dB, 1dB Step	
		9H	0H - CH	VIP Filter10 Gain Control	
80H	0DH	00H -	FFH	Noise Level Selection	
80H		01H		Return Current Status followed by IC Read Address 0x81, [7:4] = Unused, [3:2] = VIP Level, [1] = Working Mode(0:VIP, 1:EQ), [0] = Bypass Flag (0: DSP ON, 1: DSP OFF)	
80H		01H		Return Band1 Tone Level Status followed by IC Read Address 0x81 (00H: -12dB - 18H: + 12dB)	
80H	0EH	02H		Return Band2 Tone Level Status followed by IC Read Address 0x81	
80H		03H		Return Band3 Tone Level Status followed by IC Read Address 0x81	
80H		04H		Return Band4 Tone Level Status followed by IC Read Address 0x81	



### **DESCRIPTION**

### - Bypass Mode

### Format

Command Code (Hex)	Command Name	
01	Bypass	

## Description

In bypass mode, DIN (PCM input data line) is directly connected to DOUT (PCM output data line) and the DSP is in stop mode.

#### - VIP MODE

#### Format

Command Code (Hex)	Command Name	
02	VIP	

## Description

This one byte command selects VIP mode.

### **EQUALIZER MODE**

#### Format

Command Code (Hex)	Command Name	
03	EQ	

### Description

This one byte command selects Equalizer mode. Default tone levels are dipicted in






Figure 1: Default Tone Level (Band1: + 4dB, Band2: 0dB, Band3: 0dB, Band4: +1dB)

## - VIP Level Select

### Format

Command Code (Hex)	Data (Hex)	Command Name	Description
	00		100% (Max.)
04	01	VIP Level	80% (Mid.)
	02		60% (Min.)

## Description

When the current mode is the VIP, its level can be changed using incoming data byte after the command. The default VIP level is 80%.



### - EQ Mode Select

#### Format

Command Code (Hex)	Command Name	Description
05	EQ Flat	All Bands are set to 0dB
06	EQ Mode1	Band1: +3dB, Band2: -1dB, Band3: -1dB, Band4: +1dB
07	EQ Mode2	Band1: +3dB, Band2: 0dB, Band3: 0dB, Band4: +3dB
08	EQ Mode3	Band1: +5dB, Band2: 0dB, Band3: 0dB, Band4: 0dB
09	EQ Mode4	Band1: +5dB, Band2: 0dB, Band3: 0dB, Band4: +1dB

### Description

Although equalizer can control all four bands, it assigns five preset tone level modes.

### - EQ Tone Select

#### Format

Command Code (Hex)	Data		Description	Command Name
	[7:5]	00	Band1 Select	
		01	Band2 Select	
		10	Band3 Select	
		11	Band4 Select	
	[4:0]	00000	+12dB	
0A		00001	+11dB	Tone Control
		i		
		01100	0dB	
		i		
		10111	-11dB	
		11000	-12dB	

## Description

The equalizer controls four different frequency bands. The gain for each frequency band can be controlled between -12dB and +12dB. The [7:5] in data byte after the command determines the frequency band to be controlled and [4:0] determines gain level.



### - VIP Filter Gain Selection

## Format

Command Code (Hex)	Data (Hex)		Description	Command Name
		0	150Hz Filter Gain to Servo	
		1	300Hz Filter Gain to Servo	
		2	150Hz & 300 Hz Sum Gain	
		3	600Hz Filter Gain to Servo	
	[7:4]	4	1.2kHz Filter Gain to Summer	
		5	1.2kHz Filter Gain to Servo	
0B		6	2.4kHz Filter Gain to Summer	VIP Filter Gain Control
		7	2.4kHz Filter Gain to Servo	
		8	4.8kHz Filter Gain to Summer	
		9	4.8kHz Filter Gain to Servo	
		0	+ 12dB	
	[3:0]	1	+ 11dB	
		С	0dB	

### Description

These commands select the gains of filter outputs in the VIP mode. The detailed description of filter structure can be found in "VIP specification" published by SRS Labs.



#### Noise Level Selection

#### Format

Command Code (Hex)	Data (Hex)	Description	Command Name	
0D	00 - FF	Assume the value in data as noise level	Noise Level Select	

### Description

When the input from ADC has small noise, this noise can incresed in VIP or EQ mode since the specific frequency levels are increased. To avoid this problem in mute, the input data is tested for 25ms. If the absolute values of input data are less than noise level specified in Data and stay for 25ms, then the input is considered as zeros and are processed. Default noise level is set to 0x1F.

#### Current Status

#### Format

Command Code (Hex)	Data (Hex)	Description	Command Name	
0E	01	Return current status register contents	Current Status	

#### Description

It returns the contents of the current status register as:

Status [7:4] = unused

Status [3:2] = VIP Level (00: 100%, 01: 80%, 10: 60%)

Status [1] = Working Mode (0: VIP, 1:EQ)

Status [0] = DSP On/Off (0: DSP On, 1: DSP Off)

#### EQ Tone Level Status

#### Format

Command Code (Hex)	Data (Hex)	Description	Command Name
	02	Return current band1 tone level	
0E	03	Return current band2 tone level	Current Tone Level
	04	Return current band3 tone level	Status
	05	Return current band4 tone level	

#### Description

These commands return the current tone levels in EQ mode. Returned byte value is between 0x00 (-12dB) and 0x18 (+12dB).



# **MEMORY SIZE AND REQUIRED MIPS**

#### **MEMORY SIZE**

Memory		Size (word*)
Data	Bank 0	256
	Bank 1	256
	VIP	800
	4band EQ	500
Program	Test	400
	Others	100
	Total	1860

<sup>\*</sup> word = 16 bit

## **MIPS**

Routines	No. of Cycles	MIPS	Remark	
VIP	650	5.2	-	
4band EQ	400	3.2	Working only when VIP is OFF	
Others	80	0.64	-	
Total (VIP ON) = 650 + 70 + 80 = 800 (6.4 MIPS)				



## 8. ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Vcc = 2.7V to 3.3V, TA = -30xC to 85xC; typical characteristic are specified at Vcc = 3.0V, TA = 25xC; all signals are referenced to GND)

## **DIGITAL INTERFACES**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
VIL	Input Low Voltage		0.8			V
VIH	Input High Voltage				1.9	V
		IoL = 1uA			0.05	V
VOL	Output Low Voltage	IoL = 4mA (see Note1)			0.4	V
		IoL = 8mA (see Note 2)				
		Іон = -1иА	VDD-0.05			V
VOH	Output High Voltage	Iон = -4mA (see Note1)	2.4			V
		Iон = -8mA (see Note2)				
IIL	Input Low Current	VIN = Vss	-10		10	uA
		Vin = Vss (see Note3)	-60	-30	-10	uA
IIH	Input High Current	VIN = VDD	-10		10	uA
		VIN = VDD (see Note4)	60	30	10	uA
IOZ	Output Current in High impedance (Tri-state)	Vout = Vss or Vdd	-5		5	uA

#### NOTES:

- 1. Normal Output Pin
- 2. SDA ,SCL Output Pin
- 3. Input Buffer with pull -up (RESB Pin)
- 4. Input Buffer with pull -down (2, 3, 4, 5, 6, 17, 19, 20, 21, 23, 24, 25 Pin)


## **POWER DISSIPATION (@3.3V)**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
ICC0	Operation Current	VIP or EQ Operation Mode	-	3	4	mA
ICC1	Bypass Current	Bypass Operation Mode	-	100	150	uA
ICC2	Static Current	No Operation (Sleep Mode)	-	10		uA




# **PACKAGE DIMENSION**

## **32 BCC TYPE**









**NOTES** 

