524, 288 WORD X 8 Bit High Speed CMOS Static RAM

FEATURES

• Fast Access Time: 55, 70, 85, 100ns(Max.)

· Low Power Dissipation

Standby (CMOS): 2.57mW(Max)

550µW(Max.) L-Version 110µW(Max.) L-L-Version

Operating

: 385mW/MHz(Max.)

• Single 5V \pm 10% power supply

TTL Compatible inputs and outputs

· Three State Output

· Battery back-up operation

: 2V(Min.) : L/L-L Version Data retention

2.4V(Min.) : Standard Version

KM684000LP/LP-L : 32-DIP-600 KM684000G/LG/LG-L: 32-SOP-525 KM684000T/LT/LT-L : 32-TSOP2-400F KM684000R/LR/LR-L : 32-TSOP2-400R

GENERAL DESCRIPTION

The KM684000/L/L-L is a 4,194,304-bit high speed Static Random Access Memory organized as 524, 288 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.

The KM684000/L/L-L has an output enable input for precise control of the data outputs.


It also has chip enable inputs for the minimum current power down mode

The KM684000/L/L-L has been designed for high speed and low power applications.

It is particularly well suited for battery back-up nonvolatile memory application.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top Views)



_		_	_		_
A ₁₈ 1	0	32 V _{cc}	Vcc [32]	0	1 A ₁₈
A ₁₆ 2		31 A ₁₅	A ₁₅ 31		2 A ₁₆
A ₁₄ 3		30 A ₁₇	A ₁₇ 30		3 A ₁₄
A ₁₂ 4		29 WÉ	WE 29		4 A ₁₂
A ₇ 5		28 A ₁₃	A ₁₃ 28		5 A ₇
A ₆ 6	DIP/SOP	27 A ₈	A ₈ 27		6 A ₆
A ₅ 7	&	26 A ₉	A ₉ [26]	TSOP	7 As
A ₄ [8]	TSOP	25 A ₁₁	A ₁₁ [25]		8 A ₄
A ₃ 9		24 ÖE	OE 24	(Reverse)	9 A ₃
A ₂ 10	(Standard)	23 A ₁₀	A ₁₀ 23		10 A ₂
A ₁ 11		22 CS	ČS [22]		11 A ₁
A_0 12		21 1/O ₈	1/08 21		12 A ₀
1/0, [13]		20 I/O ₇	1/07 20		13 1/01
I/O ₂ 14		19 1/O ₆	1/06 19		14 1/02
I/O ₃ 15		18 I/O ₅	1/05 18		15 I/O ₃
V _{SS} 16		17 1/0₄	1/04 17		16 V _{SS}
L		J			J

Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable input
CS	Chip Select Input
ŌĒ	Output Enable input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to Vss	Vin, out	-0.5 to 7.0	V	
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V	
Power Dissipation	Po	1.0	W	
Storage Temperature	Тѕтс	-55 to 150	°C	
Operating Temperature	TA	0 to 70	°C	

^{*} Stresses greater than those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (TA=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vih	2.2	-	Vcc+0.5	v
Input Low Voltage	VIL	-0.3*	-	0.8	V

^{*} VIL(min.)=-3.0V for≤50ns pulse

DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70°C, Vcc=5V \pm 10%, unless otherwise specified)

Item	Symbol	Test Condition	Min	Max	Unit	
Input Leakage Current	tμ	Vin=Vss to Vcc		-1	+1	μA
Output Leakage Current	lio	CS=ViH or WE=ViL OE=ViH, Vi/O=Vss	-1	+1	μA	
Operating Power Supply Current	Icc	CS=VIL, VIN=VIL or VIH, II/O=0mA		25	mA	
Average Operating Current	Icc1	Cycle Time=1 μ s, 100% Duty $\overline{\text{CS}} \leq 0.2\text{V}$, $\text{ViH} \geq \text{Vcc-0.2V}$ $\text{ViL} \leq 0.2\text{V}$		20	mA	
Current	lcc2	Min Cycle, 100% Duty, CS=VIL VII		70	mA	
	ISB	CS=ViH		3	mA	
Standby Power Supply	ISB1	CS≥Vcc-0.2V			500	μA
Current		Vin≥Vcc-0.2 or Vin≤0.2V	L	-	100	μA
			L-L		20	μA
Output Low Voltage	Vol	loL=2.1mA			0.4	V
Output High Voltage	Voн	IOH=1mA		2.4	0.4	

^{*} Typ. : Vcc=5V, Ta=25°C

CAPACITANCE (f=1MHz, Ta=25°C)

Item		Test Condition	Min	Max	Unit
Input Capacitance	CIN	Vin=0V	-	8	pF
Input/Output Capacitance	C1/0	VI/O=0V	-	10	рF


^{*} Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS (TA=0 to 70°C, VCC=5V \pm 10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5 V
Output Load	CL=100 pF+1TTL

^{*}CL=30pF for KM68512L-5/5L

TEST CIRCUIT



* Including Scope and Jig Capacitances

READ CYCLE

Parameter	Symbol	KM684000-5 KM684000L-5 KM684000L-5L		KM684000-7 KM684000L-7 KM684000L-7L		aKM684000-8 KM684000L-8 KM684000L-8L		KM684000-10 KM684000L-10 KM684000L-10L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	55	-	70	-	85	-	100	-	ns
Address Access Time	taa	-	55	-	70	-	85	-	100	ns
Chip Select to Output	tco	-	55	-	70	-	85	-	100	ns
Output enable to valid Output	toe	-	25	-	35	-	40		50	ns
Chip enable to Low-Z Output	tız	10	-	10	-	10	-	10	-	ns
Output enable to Low-Z Output	toLz	5	-	5	-	5	-	5	-	ns
Output Disable to High-Z Output	tHZ	0	20	0	25	0	30	0	30	ns
Chip Disable to High-Z Output	tonz	0	20	0	25	0	30	0	30	ns
Output Hold from Address Change	toн	10	-	10	-	10	-	10	-	ns




WRITE CYCLE

Parameter	Symbol	KM684000-5 KM684000L-5 KM684000L-5L		KM684000-7 KM684000L-7 KM684000L-7L		KM684000-8 KM684000L-8 KM684000L-8L		KM684000-10 KM684000L-10 KM684000L-10L		Unit
	i	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	55	!	70		85		100		ns
Chip Select to End of Write	tcw	45		60		70		80		ns
Address Set-up Time	tas	0		0		0		0		ns
Address Valid to End of Write	taw	45		60		70		80		ns
Write Pulse Width	twp	40		50		55		60		ns
Write Recovery Time	twn	0		0		0		0		ns
Write to Output High-Z	twnz	0	25	0	30	0	30	0	30	ns
Data to Write Time Overlap	tow	25		30		35		40		ns
Data Hold from Write Time	ton	0		0		0		0		ns
End of Write to Output Low-Z	tow	5		5	<u> </u>	- 5		5		ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled)

 $(\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH)$




TIMING WAVEFORM OF READ CYCLE (2) $(\overline{WE} = V_{IH})$



Notes (READ CYCLE)


- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- 2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (1) (OE = Clock)





TIMING WAVEFORM OF WRITE CYCLE (2) (OE = Low Fixed)



Notes (WRITE CYCLE)

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earlist transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the later of \overline{CS} going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
- 5. During this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 7. Dout is the some phase of latest written data in this write cycle.
- 8. D_{OUT} is the read data of the new address.

FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	Mode	I/O Pin	V _{cc} Current
H	X*	Х	Power Down	High-Z	I _{SB} , I _{SB1}
L	Н	Н	Output Disable	High-Z	loc
L .	Н	L	Read	D _{out}	I _{cc}
L	L	Х	Write	D _{IN}	l _{cc}

^{*} Note: X means Don't Care.




DATA RETENTION CHARACTERISTICS* (TA=40 to 85°C)

Parameter	Symbol	Test Cond	Min	Тур	Max	Unit	
Vcc for Data Retention	VDR	00 > 1/22 0 01/	Standard	2.4		5.5	٧
		CS≥Vcc-0.2V	L/L-L	2.0		5.5	٧
	IDR	Vcc=3V CS≥Vcc-0.2V	Standard			250	μA
Data Retention Current			L			50*	μA
·			L-L			20**	μA
Data Retention Set-up Time	tsdr	See Data Retenti	on	0			ns
Recovery Time	trdr	Waveforms(belov	5			ns	


²⁰µA(max.) at 0°C~40°C

DATA RETENTION WAVEFORM

Standard Power Version



L/L-L Power Version



^{** 5\(\}mu A(\max.)\) at 0\(^{\cup C} \tag{40\(^{\cup C}\)