256Mbit SDRAM

8M x 8bit x 4 Banks Synchronous DRAM LVTTL

Revision 0.0 May. 2002

* Samsung Electronics reserves the right to change products or specification without notice.



Revision History

Revision 0.0 (May. , 2002)

8M x 8Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The K4S560832D is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 8,392,608 words by 8bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package	
K4S560832D-NC/L7C	133MHz(CL=2)			
K4S560832D-NC/L75	133MHz(CL=3)	LVTTL	54pin sTSOP(II)	
K4S560832D-NC/L1H	100MHz(CL=2)			
K4S560832D-NC/L1L	100MHz(CL=3)			



* Samsung Electronics reserves the right to change products or specification without notice.



FUNCTIONAL BLOCK DIAGRAM

CMOS SDRAM

PIN CONFIGURATION (Top view)

			-	
1	\bigcirc	54		VSS
2	\bigcirc	53	F	DQ7
3		52	F	VSSQ
4		51		NC
5		50		DQ6
6		49		VDDQ
7		48		NC
8		47		DQ5
9	()	46		VSSQ
10		45		NC
11	(7.62mm x 14.00mm)	44		DQ4
12		43		VDDQ
13		42		NC
14	Bank Address	41		VSS
15	BA0-BA1	40		NC
16		39		DQM
17		38		CLK
18	A0-A12	37		CKE
19	Auto Brochargo	36		A12
20		35		A11
21		34		A9
22		33		A8
23		32		A7
24		31	\square	A6
25		30		A5
26		29		A4
27		28	P	VSS
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	2 3 4 5 6 7 8 54 PIN sTSOP(II) 9 300mil x 551mil 10 300mil x 551mil 11 (7.62mm x 14.00mm) 12 (0.5 mm PIN PITCH) 13 Bank Address 15 BA0-BA1 16 Row Address 17 Row Address 18 A0-A12 19 Auto Precharge 20 A10 22 23 24 25 26 26	2 53 3 52 4 51 5 50 6 49 7 48 8 47 9 54 PIN sTSOP(II) 10 300mil x 551mil 11 (7.62mm x 14.00mm) 41 12 12 (0.5 mm PIN PITCH) 13 42 14 Bank Address 15 BA0-BA1 16 39 17 Row Address 18 A0-A12 37 36 20 Auto Precharge 32 32 23 32 24 31 25 30 26 29	2 53 3 52 4 51 5 50 6 49 7 48 8 47 9 54 PIN sTSOP(II) 46 10 300mil x 551mil 45 10 300mil x 551mil 11 (7.62mm x 14.00mm) 44 12 12 (0.5 mm PIN PITCH) 43 13 13 Bank Address 14 Bank Address 15 BA0-BA1 40 16 30 37 19 Auto Precharge 20 A10 32 32 23 32 24 31 25 30 26 29

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and r <u>ow prech</u> arge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~7	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
Vddq/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



Rev. 0.0 May. 2002

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	Viн	2.0	3.0	Vdd+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	Iц	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is \leq 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $\text{OV} \leq \text{VIN} \leq \text{VDDQ}.$

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

$\label{eq:capacity} \textbf{CAPACITANCE} \quad (VDD = 3.3V, \, TA = 23^{\circ}C, \, f = 1 MHz, \, VREF = 1.4V \pm 200 \, mV)$

Pin	Symbol	Min	Мах	Unit	Note
Clock	CCLK	2.5	4.0	pF	1
$\overline{RAS}, \overline{CAS}, \overline{WE}, \overline{CS}, CKE, DQM$	CIN	2.5	5.0	pF	2
Address	CADD	2.5	5.0	pF	2
DQ0 ~ DQ15	Соит	4.0	6.5	pF	3

Notes: 1. -75/7C only specify a maximum value of 3.5pF

2. -75/7C only specify a maximum value of 3.8pF

3. -75/7C only specify a maximum value of 6.0pF



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to $70^{\circ}C$)

Parameter	Symbol	Test Condition			Ver	sion		Unit	Note
rarameter	Cymbol			-7C	-75	-1H	-1L	onne	Note
Operating current (One bank active)	ICC1	Burst length = 1 trc \ge trc(min) lo = 0 mA		100	90	90	90	mA	1
Precharge standby cur-	ICC2P	$CKE \le VIL(max), tCC = 10ns$				mA			
rent in power-down mode	ICC2PS	CKE & CLK \leq VIL(max), tcc = ∞							
Precharge standby cur-	ICC2N	$CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc =$ Input signals are changed one time d			2		mA		
rent in non power-down node Icc2l		$CKE \ge VIH(min), CLK \le VIL(max), tcc$ Input signals are stable	10				ma		
Active standby current in	ІссзР	$CKE \le VIL(max), tCC = 10ns$			(mA			
power-down mode	ICC3PS	CKE & CLK \leq VIL(max), tcc = ∞			(
Active standby current in non power-down mode	ICC3N	$CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc =$ Input signals are changed one time d			3		mA		
(One bank active)	ICC3NS	$CKE \ge VIH(min), CLK \le VIL(max), tcc$ Input signals are stable	25				mA		
Operating current (Burst mode)	ICC4	lo = 0 mA Page burst 4banks Activated. tccD = 2CLKs		110	110	100	100	mA	1
Refresh current	ICC5	tRC ≥ tRC(min)		220	200	190	190	mA	2
Self refresh current Icc6 CKE < 0.2V		CKE ≤ 0.2V	С	C 3				mA	3
	1000		L	1				mA	4

Notes :

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. K4S560832D-NC**
- 4. K4S560832D-NL**
- 5. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).





CMOS SDRAM

Vtt = 1.4V

AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	





(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Ver	sion		Unit	Note
i di dilletei		Symbol	-7C	-75	-1H	-1L		Note
Row active to row active delay	ý	trrd(min)	15	15	20	20	ns	1
RAS to CAS delay		tRCD(min)	15	20	20	20	ns	1
Row precharge time		tRP(min)	15	20	20	20	ns	1
Row active time		tRAS(min)	45	45	50	50	ns	1
	tRAS(max)		1	us				
Row cycle time		tRC(min)	60	65	70	70	ns	1
Last data in to row precharge		tRDL(min)		:	CLK	2, 5		
Last data in to Active delay		tDAL(min)		2 CLK	(+ tRP		-	5
Last data in to new col. addre	ist data in to new col. address delay tcdL(mir				1		CLK	2
Last data in to burst stop		tBDL(min)			1		CLK	2
Col. address to col. address of	Col. address to col. address delay				CLK	3		
Number of valid output data	CAS la	tency=3		:	2		ea	4
	CAS la	tency=2			1			

Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.



CMOS SDRAM

Para	meter	Symbol	-7	'C	-7	75	-1	H	-1	L	Unit	Note
1 414		Cymbol	Min	Max	Min	Max	Min	Мах	Min	Max	Onic	Note
CLK cycle time	CAS latency=3	tcc	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2	100	7.5	1000	10		10	1000	12	1000	110	
CLK to valid	CAS latency=3	tSAC		5.4		5.4		6		6	ns	1,2
output delay	CAS latency=2	ISAC		5.4		6		6		7	115	1,2
Output data	CAS latency=3	toн	3		3		3		3		ns	2
hold time	CAS latency=2		3		3		3		3			_
CLK high pulse w	vidth	tсн	2.5		2.5		3		3		ns	3
CLK low pulse wi	idth	tCL	2.5		2.5		3		3		ns	3
Input setup time		tss	1.5		1.5		2		2		ns	3
Input hold time		tsн	0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tsLz	1		1		1		1		ns	2
CLK to output	CAS latency=3	tsнz		5.4		5.4		6		6	ns	
in Hi-Z	CAS latency=2	10112		5.4		6		6		7	115	

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Notes: 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Мах	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes : 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.

3. Measured into 50pF only, use these values to characterize to.

4. All measurements done with respect to Vss.



CMOS SDRAM

SIMPLIFIED TRUTH TABLE

С	ommand		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11,A12, A9 ~ A0	Note		
Register	Mode regist	ter set	н	Х	L	L	L	L	Х		OP cod	е	1,2		
	Auto refrest	h	Н	Н	L	L	L	н	х		Х		3		
Refresh	0 1	Entry		L	-	-	-		~		A				
Kencon	Self refresh	Exit	L	н	L	Н	Н	Н	х		х		3		
		EXit	L		Н	Х	Х	Х	~			3			
Bank active & row addr.			н	Х	L	L	Н	Н	Х	V	Row a	address			
Read & Auto precharge disable		arge disable	Н	х	L	н	L	н	х	V	L	Column address (Ao ~ A9)	4		
column address	umn address Auto precharge enable				-		L	н	~	v	Н		4,5		
Write &	Auto precha	arge disable	н	x	L	н	L	L	v	х	× V	V	L	Column address	4
column address Auto prech		arge enable			L					v	Н	(A0 ~ A9)	4,5		
Burst stop	Burst stop		н	Х	L	Н	Н	L	х		Х		6		
Precharge	Bank select	tion	н	x	L	L	н	L	х	V	L	х			
Treenarge	All banks				-	_		-	~	Х	Н	~			
		Entry	н	L	н	Х	Х	Х	х						
Clock suspend or active power dow		Entry			L	V	V	V			Х				
•		Exit	L	н	Х	Х	Х	Х	Х						
		Entry	н	L	н	Х	Х	Х	х						
Precharge power	down mode	Entry			L	Н	Н	Н			х				
Frecharge power	down mode	Exit	L	н	Н	Х	Х	Х	х		~				
			L		L	V	V	V							
DQM			н		•	Х			V		Х		7		
No operation com	mand		Н	х	Н	Х	Х	Х	х		v				
no operation com	inaliu		п	X	L	Н	Н	Н		Х					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code : Operand code

A0 ~ A11, A12 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected. If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected. If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected. If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

