

# 256Mbit SDRAM

*8M x 8bit x 4 Banks  
Synchronous DRAM  
LVTTL*

Revision 0.0

May. 2002


\* Samsung Electronics reserves the right to change products or specification without notice.

**Revision History**

**Revision 0.0 (May. , 2002)**



PIN CONFIGURATION (Top view)



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
$\overline{CS}$	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{RAS}$	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{RAS}$ low. Enables row access & precharge.
$\overline{CAS}$	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{CAS}$ low. Enables column access.
$\overline{WE}$	Write enable	Enables write operation and row precharge. Latches data in starting from $\overline{CAS}$ , $\overline{WE}$ active.
DQM	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~7	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C./RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1	W
Short circuit current	I <sub>OS</sub>	50	mA

**Note :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.  
Functional operation should be restricted to recommended operating condition.  
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to Vss = 0V, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub> , V <sub>DDQ</sub>	3.0	3.3	3.6	V	
Input logic high voltage	V <sub>IH</sub>	2.0	3.0	V <sub>DD</sub> +0.3	V	1
Input logic low voltage	V <sub>IL</sub>	-0.3	0	0.8	V	2
Output logic high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output logic low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current	I <sub>LI</sub>	-10	-	10	uA	3

**Notes :** 1. V<sub>IH</sub> (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.  
2. V<sub>IL</sub> (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.  
3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DDQ</sub>.  
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

**CAPACITANCE** (V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 23°C, f = 1MHz, V<sub>REF</sub> = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C <sub>CLK</sub>	2.5	4.0	pF	1
RAS, CAS, WE, CS, CKE, DQM	C <sub>IN</sub>	2.5	5.0	pF	2
Address	C <sub>ADD</sub>	2.5	5.0	pF	2
DQ <sub>0</sub> ~ DQ <sub>15</sub>	C <sub>OUT</sub>	4.0	6.5	pF	3

**Notes :** 1. -75/7C only specify a maximum value of 3.5pF  
2. -75/7C only specify a maximum value of 3.8pF  
3. -75/7C only specify a maximum value of 6.0pF

## DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)


Parameter	Symbol	Test Condition	Version				Unit	Note
			-7C	-75	-1H	-1L		
Operating current (One bank active)	I <sub>CC1</sub>	Burst length = 1 t <sub>RC</sub> ≥ t <sub>RC(min)</sub> I <sub>O</sub> = 0 mA	100	90	90	90	mA	1
Precharge standby current in power-down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(max)</sub> , t <sub>CC</sub> = 10ns	2				mA	
	I <sub>CC2PS</sub>	CKE & CLK ≤ V <sub>IL(max)</sub> , t <sub>CC</sub> = ∞	2					
Precharge standby current in non power-down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(min)</sub> , $\overline{CS} \geq V_{IH(min)}$ , t <sub>CC</sub> = 10ns Input signals are changed one time during 20ns	20				mA	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(min)</sub> , CLK ≤ V <sub>IL(max)</sub> , t <sub>CC</sub> = ∞ Input signals are stable	10					
Active standby current in power-down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(max)</sub> , t <sub>CC</sub> = 10ns	6				mA	
	I <sub>CC3PS</sub>	CKE & CLK ≤ V <sub>IL(max)</sub> , t <sub>CC</sub> = ∞	6					
Active standby current in non power-down mode (One bank active)	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(min)</sub> , $\overline{CS} \geq V_{IH(min)}$ , t <sub>CC</sub> = 10ns Input signals are changed one time during 20ns	30				mA	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(min)</sub> , CLK ≤ V <sub>IL(max)</sub> , t <sub>CC</sub> = ∞ Input signals are stable	25					
Operating current (Burst mode)	I <sub>CC4</sub>	I <sub>O</sub> = 0 mA Page burst 4banks Activated. t <sub>CCD</sub> = 2CLKs	110	110	100	100	mA	1
Refresh current	I <sub>CC5</sub>	t <sub>RC</sub> ≥ t <sub>RC(min)</sub>	220	200	190	190	mA	2
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2V	C	3			mA	3
			L	1			mA	4

## Notes :


1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4S560832D-NC\*\*
4. K4S560832D-NL\*\*
5. Unless otherwise noticed, input swing level is CMOS(V<sub>IH</sub>/V<sub>IL</sub>=V<sub>DDQ</sub>/V<sub>SSQ</sub>).

**AC OPERATING TEST CONDITIONS** ( $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = 0$  to  $70^\circ C$ )

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

**OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version				Unit	Note
		-7C	-75	-1H	-1L		
Row active to row active delay	$t_{RRD}(\min)$	15	15	20	20	ns	1
RAS to CAS delay	$t_{RCD}(\min)$	15	20	20	20	ns	1
Row precharge time	$t_{RP}(\min)$	15	20	20	20	ns	1
Row active time	$t_{RAS}(\min)$	45	45	50	50	ns	1
	$t_{RAS}(\max)$	100				us	
Row cycle time	$t_{RC}(\min)$	60	65	70	70	ns	1
Last data in to row precharge	$t_{RD}(\min)$	2				CLK	2, 5
Last data in to Active delay	$t_{DAL}(\min)$	2 CLK + $t_{RP}$				-	5
Last data in to new col. address delay	$t_{CDL}(\min)$	1				CLK	2
Last data in to burst stop	$t_{BDL}(\min)$	1				CLK	2
Col. address to col. address delay	$t_{CCD}(\min)$	1				CLK	3
Number of valid output data	CAS latency=3	2				ea	4
	CAS latency=2	1					

- Notes :**
- The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
  - Minimum delay is required to complete write.
  - All parts allow every cycle column address change.
  - In case of row precharge interrupt, auto precharge and read burst stop.
  - In 100MHz and below 100MHz operating conditions,  $t_{RD}=1CLK$  and  $t_{DAL}=1CLK + 20ns$  is also supported. SAMSUNG recommends  $t_{RD}=2CLK$  and  $t_{DAL}=2CLK + t_{RP}$ .

**AC CHARACTERISTICS** (AC operating conditions unless otherwise noted)

Parameter		Symbol	-7C		-75		-1H		-1L		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2		7.5		10		10		12			
CLK to valid output delay	CAS latency=3	tsAC		5.4		5.4		6		6	ns	1,2
	CAS latency=2			5.4		6		6		7		
Output data hold time	CAS latency=3	toH	3		3		3		3		ns	2
	CAS latency=2		3		3		3		3			
CLK high pulse width		tCH	2.5		2.5		3		3		ns	3
CLK low pulse width		tCL	2.5		2.5		3		3		ns	3
Input setup time		tSS	1.5		1.5		2		2		ns	3
Input hold time		tSH	0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		5.4		6		6	ns	
	CAS latency=2			5.4		6		6		7		

- Notes :**
- Parameters depend on programmed CAS latency.
  - If clock rising time is longer than 1ns,  $(tr/2-0.5)ns$  should be added to the parameter.
  - Assumed input rise and fall time ( $tr$  &  $tf$ ) = 1ns.  
If  $tr$  &  $tf$  is longer than 1ns, transient time compensation should be considered, i.e.,  $[(tr + tf)/2-1]ns$  should be added to the parameter.

**DQ BUFFER OUTPUT DRIVE CHARACTERISTICS**

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

- Notes :**
- Rise time specification based on 0pF + 50  $\Omega$  to  $V_{SS}$ , use these values to design to.
  - Fall time specification based on 0pF + 50  $\Omega$  to  $V_{DD}$ , use these values to design to.
  - Measured into 50pF only, use these values to characterize to.
  - All measurements done with respect to  $V_{SS}$ .



**SIMPLIFIED TRUTH TABLE**

Command		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA <sub>0,1</sub>	A <sub>10/AP</sub>	A <sub>11,A12, A9 ~ A0</sub>	Note
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3
	Self refresh		Entry									L
		Exit	H	L	H	H	H	X	X			3
	H			X	X	X	3					
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address (A <sub>0</sub> ~ A <sub>9</sub> )	4
	Auto precharge enable									H		4,5
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address (A <sub>0</sub> ~ A <sub>9</sub> )	4
	Auto precharge enable									H		4,5
Burst stop		H	X	L	H	H	L	X	X			6
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X	
	All banks								X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
Precharge power down mode	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
	Exit	L	H	H	X	X	X	X				
				L	V	V	V					
DQM		H	X					V	X		7	
No operation command		H	X	H	X	X	X	X	X			
				L	H	H	H					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Notes :** 1. OP Code : Operand code

A<sub>0</sub> ~ A<sub>11</sub>, A<sub>12</sub> & BA<sub>0</sub> ~ BA<sub>1</sub> : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.

If both BA<sub>0</sub> and BA<sub>1</sub> are "Low" at read, write, row active and precharge, bank A is selected.

If BA<sub>0</sub> is "High" and BA<sub>1</sub> is "Low" at read, write, row active and precharge, bank B is selected.

If BA<sub>0</sub> is "Low" and BA<sub>1</sub> is "High" at read, write, row active and precharge, bank C is selected.

If both BA<sub>0</sub> and BA<sub>1</sub> are "High" at read, write, row active and precharge, bank D is selected.

If A<sub>10/AP</sub> is "High" at row precharge, BA<sub>0</sub> and BA<sub>1</sub> is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t<sub>RP</sub> after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)