lsb

Document Title

128Kx8 Bit High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Range.

30mA

Revision History

<u>RevNo.</u>	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Des	ign Target.		Apr. 1st, 1997	Design Target
Rev.1.0	Release to Preliminary 1. Replace Design Tar			Jun. 1st, 1997	Preliminary
Rev.2.0		o package tion Characteristics and vador of the test environment		Feb. 25th, 1998	Final
	Items	Previous spec. (8/10/12ns part)	Changed spec. (8/10/12ns part)		
	lcc	160/150/140mA	160/155/150mA		

50mA

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquart ers.



128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation Standby (TTL) : 50 mA(Max.) (CMOS) : 10 mA(Max.) Operating KM681002B - 8 : 160 mA(Max.) KM681002B - 10 : 155 mA(Max.) KM681002B - 12 : 150 mA(Max.)
- Single 5.0V ±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM681002BJ : 32-SOJ-400 KM681002BT: 32-TSOP2-400F

FUNCTIONAL BLOCK DIAGRAM

Clk Gen.


GENERAL DESCRIPTION

The KM681002B is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The KM681002B uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung 's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681002B is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

ORDERING INFORMATION


KM681002B -8/10/12	Commercial Temp.
KM681002BI -8/10/12	Industrial Temp.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



Pre-Charge Circuit

L/O1~L/O8 L/O1~L/O8 CLK Gen. A8 A9 A10 A11 A12 A13 A14 A15 A16 CS WE OE



ABSOLUTE MAXIMUM RATINGS*

Parar	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to V ss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Rel	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	٥°C
Operating Temperature	Commercial	ТА	0 to 70	٥C
	Industrial	ТА	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vih	2.2	-	Vcc + 0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

* V⊩(Min) = -2.0V a.c(Pulse Width≤6ns) for I≤20mA

** VIH(Max) = Vcc + 2.0V a.c (Pulse Width \leq 6ns) for I \leq 20mA

DC AND OPERATING CHARACTERISTICS (TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	L	VIN = Vss to Vcc	VIN = Vss to Vcc			μΑ
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty 8ns CS=VIL, VIN=VIH or VIL, 10ns IOUT=0mA 12ns		-	160	mA
				-	155	
				-	150	
Standby Current	lsв	Min. Cycle, CS=Vін		-	50	mA
	ISB1	f=0MHz,		-	10	mA
Output Low Voltage Level	Vol	lo∟=8mA		-	0.4	V
Output High Voltage Level	Vон	lон=-4mA		2.4	-	V
	VOH1*	Іон1=-0.1mA		-	3.95	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

* Vcc=5.0V, Temp.=25°C

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

* NOTE : Capacitance is sampled and not 100% tested.





AC CHARACTERISTICS (TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) TEST CONDITIONS

Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)





* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681	002B-8	KM681	002B-10	I0 KM681002B-12		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	8	-	10	-	12	-	ns
Address Access Time	tAA	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	tOE	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	-	12	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.



CMOS SRAM


WRITE CYCLE

Banamatan	Cumhal	KM681002B-8		KM681	KM681002B-10		KM681002B-12	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	tWP	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	tWP1	8	-	10	-	12	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tDW	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




SAMSUNG ELECTRONICS

NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or Vol levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
 Device is continuously selected with CS=VIL.

 - 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
 - 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



SAMSUNG **ELECTRONICS**

TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
 A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twr is measured from the end of write to the address change. twr applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc


* NOTE : X means Don't Care.



PACKAGE DIMENSIONS

32-SOJ-400

Units:millimeters/Inches



32-TSOP2-400F

