KM48S8030C

Revision History

Revision 0.0 (Oct., 1998)

• PC133 first published.



2M x 8Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
 - -. CAS latency 3 only
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- · Auto & self refresh
- 64ms refresh period (4K Cycle)

GENERAL DESCRIPTION

The KM48S8030C is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION


| Part No. | Max Freq. | Interface | Package |
|------------------|------------------|-----------|----------------|
| KM48S8030CT-G/FA | 133MHz (CL 3) | LVTTL | 54 TSOP(II) |



* Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)



54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

| Pin | Name | Input Function |
|-----------|---|---|
| CLK | System clock | Active on the positive going edge to sample all inputs. |
| CS | Chip select | Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM |
| CKE | Clock enable | Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. |
| A0 ~ A11 | Address | Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA11, Column address: CA0 ~ CA8 |
| BA0 ~ BA1 | Bank select address | Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. |
| RAS | Row address strobe | Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. |
| CAS | Column address strobe | Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. |
| WE | Write enable | Enables write operation and row precharge. Latches data in starting from CAS, WE active. |
| DQM | Data input/output mask | Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active. |
| DQ0 ~ 7 | Data input/output | Data inputs/outputs are multiplexed on the same pins. |
| VDD/Vss | Power supply/ground | Power and ground for the input buffers and the core logic. |
| VDDQ/Vssq | Data output power/ground | Isolated power supply and ground for the output buffers to provide improved noise immunity. |
| N.C/RFU | No connection /reserved for future use | This pin is recommended to be left No Connection on the device. |



KM48S8030C

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-----------|------------|------|
| Voltage on any pin relative to Vss | VIN, VOUT | -1.0 ~ 4.6 | V |
| Voltage on VDD supply relative to Vss | Vdd, Vddq | -1.0 ~ 4.6 | V |
| Storage temperature | Тѕтс | -55 ~ +150 | °C |
| Power dissipation | PD | 1 | W |
| Short circuit current | los | 50 | mA |

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|----------------------------------|-------------|------|------------|-----|------|------------|
| Supply voltage | Vdd, Vddq | 3.0 | 3.3 | 3.6 | V | |
| Input logic high voltage | VIH 2.0 3.0 | | VDDQ+0.3 V | | 1 | |
| Input logic low voltage | VIL | -0.3 | 0 | 0.8 | V | 2 |
| Output logic high voltage | Voн | 2.4 | - | - | V | IOH = -2mA |
| Output logic low voltage | Vol | - | - | 0.4 | V | IoL = 2mA |
| Input leakage current (Inputs) | lıL | -1 | - | 1 | uA | 3 |
| Input leakage current (I/O pins) | lıL | -1.5 | - | 1.5 | uA | 3,4 |

Notes: 1. ViH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, 0V ≤ VouT ≤ VDDQ.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF =1.4V ± 200 mV)

| Pin | Symbol | Min | Max | Unit |
|----------------------------|--------|-----|-----|------|
| Clock | Cclk | 2.5 | 4.0 | pF |
| RAS, CAS, WE, CS, CKE, DQM | Cin | 2.5 | 5.0 | pF |
| Address | CADD | 2.5 | 5.0 | pF |
| DQ0 ~ DQ7 | Соит | 4.0 | 6.5 | pF |



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = 0$ to $70^{\circ}C$)

| Danamatan | Course la - | Took Complision | CAS | Version | l lm'r | Nat- |
|---|-----------------------------------|--|---------|---|----------------------|------|
| Parameter | Symbol | lest Condition | Latency | -A | Unit | Note |
| Operating current (One bank active) | ICC1 | Burst length = 1 tRc ≥ tRc(min) loL = 0 mA | | 75 | mA | 1 |
| Precharge standby current in | ICC2P | CKE ≤ VIL(max), tcc = 15ns | | 1 | mΔ | |
| power-down mode | Icc2PS | CKE & CLK ≤ VIL(max), tcc = ∞ | | 1 | 111/2 | |
| Precharge standby current in | Icc2N | | | 12 | A | |
| non power-down mode | Symbol Test Condition Latency | 6 | mA | | | |
| Active standby current in | ІссзР | CKE ≤ VIL(max), tcc = 15ns | 2 mA | | | |
| power-down mode | Icc3PS | CKE & CLK ≤ VIL(max), tcc = ∞ | | 2 | | |
| Active standby current in power-down mode Icc2NS Input signals are standby current in power-down mode Icc3P CKE ≤ VIL(max), to Icc3PS CKE & CLK ≤ VIL(max), to Icc3PS CKE & CLK ≤ VIL(max), to Icc3PS CKE & VIL(max), to Icc3PS CKE ≥ VIL(ma | | | 20 | mA | | |
| • | Icc3NS | |) = ∞ | 75 mA 1 mA 1 mA 5ns ing 30ns 12 mA 6 mA 2 mA 2 mA 5ns ing 30ns 20 mA 3 110 mA - 125 mA 1 mA | | |
| Operating current | loca | 1.4- * | 3 | 110 | mΛ | 1 |
| power-down mode $ $ | | - | - | mA | ' | |
| Refresh current | ICC5 | trc ≥ trc(min) | | 125 | mA | 2 |
| Active standby current in ower-down mode Active standby current in on power-down mode One bank active) Operating current Burst mode) | loos | CKE < 0.3V | | 1 | mA | 3 |
| Sen renesti current | ICC6 | ONL > 0.2V | | 450 | mA mA mA mA mA mA mA | 4 |


Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. KM48S8030CT-G**
- 4. KM48S8030CT-F**



AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

| Parameter | Value | Unit |
|---|-------------|------|
| Input levels (Vih/Vil) | 2.4/0.4 | V |
| Input timing measurement reference level | 1.4 | V |
| Input rise and fall time | tr/tf = 1/1 | ns |
| Output timing measurement reference level | 1.4 | V |
| Output load condition | See Fig. 2 | |



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

| Parameter | | Symbol | Version | Version Unit N -A 2 CLK 3 CLK CLK 6 CLK CLK 100 us CLK 9 CLK CLK 1 CLK CLK 1 CLK CLK 1 CLK CLK 2 ea ea | Note |
|------------------------------------|-----------------|-------------|-------------|--|------|
| Farameter | | Symbol | -A | | Note |
| Row active to row active delay | | trrd(min) | 2 | CLK | 1 |
| RAS to CAS delay | | trcd(min) | 3 | CLK | 1 |
| Row precharge time | | trp(min) | 3 | CLK | 1 |
| Pow active time | Row active time | | tras(min) 6 | | 1 |
| Now active time | | | 100 | us | |
| Row cycle time | | trc(min) | 9 | CLK | 1 |
| Last data in to row precharge | | tRDL(min) | 2 | CLK | 2 |
| Last data in to new col. addre | ss Delay | tcdl(min) | 1 | CLK | 2 |
| Last data in to burst stop | | tBDL(min) 1 | | CLK | 2 |
| Col. address to col. address delay | | tccd(min) | CD(min) 1 | | 3 |
| CAS la | | ency=3 | 2 | 00 | 4 |
| Number of valid output data | - | | - | еа | 4 |

- **Notes:** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - 2. Minimum delay is required to complete write.
 - 3. All parts allow every cycle column address change.
 - 4. In case of row precharge interrupt, auto precharge and read burst stop.



KM48S8030C

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

| Para | Parameter | | -4 | Unit | Note | |
|------------------------|-------------------|--------|-----|------|-------------------------|------|
| i ai ai | meter | Symbol | Min | Max | ns ns ns ns ns ns ns | NOLE |
| CLK cycle time | CAS latency=3 | tcc | 7.5 | 1000 | ne | 1 |
| CLIC Cycle time | - | 100 | - | 1000 | .10 | ' |
| CLK to valid | CAS latency=3 | | | 5.4 | | |
| output delay | - | tsac | | - | ns | 1,2 |
| Output data | CAS latency=3 | tou | 2.7 | | 20 | 0 |
| hold time | CAS latency=3 tOH | 2 | | | | |
| CLK high pulse w | vidth | tсн | 2.5 | | ns | 3 |
| CLK low pulse w | idth | tCL | 2.5 | | ns | 3 |
| Input setup time | | tss | 1.5 | | ns | 3 |
| Input hold time | Input hold time | | 0.8 | | ns | 3 |
| CLK to output in Low-Z | | tsLz | 1 | | ns | 2 |
| CLK to output | CAS latency=3 | tshz | | 5.4 | ns | |
| in Hi-Z | - | | | - | ns ns ns ns ns ns ns ns | |

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

| Command | | CKEn-1 | CKEn | cs | RAS | CAS | WE | DQM | BA 0,1 | A10/AP | A11, A9 ~ A0 | Note | |
|---------------------------------------|----------------------------|--------------|------|----|-----|-----|----|-----|---------------|---------|-------------------|---|-----|
| Register | Register Mode register set | | Η | Х | L | L | L | L | Х | OP code | | е | 1,2 |
| | Auto refresi | h | Н | Н | L | L | L | Н | Х | | Х | | 3 |
| Pofroch | | Entry | П | L | _ | _ | _ | | ^ | | ^ | | 3 |
| Refresh | Self refresh | Exit | L | Н | L | Н | Н | Н | Х | | Х | | 3 |
| | | EXIL | L | | Н | Х | Х | Х | ^ | | ^ | | 3 |
| Bank active & row | addr. | | Н | Х | L | L | Н | Н | Х | V | Row a | address | |
| Read & | Auto precha | arge disable | Н | Х | L | Н | L | Н | Х | V | L | Column | 4 |
| column address | Auto precha | arge enable | П | Х | L | | _ | | ^ | V | Н | address (A ₀ ~ A ₈) | 4,5 |
| Write & | Auto precha | arge disable | Н | х | L | Н | | | X V | L | Column address | 4 | |
| Column Address Auto precharge | | arge enable | П | ^ | _ | п | L | L | ^ | V | Н | | 4,5 |
| Burst stop | | | Н | Х | L | Н | Н | L | Х | | Х | | 6 |
| Precharge | Bank select | tion | Н | X | L | L | Н | L | Х | V | L | Х | |
| Frecharge | All banks | All banks | | ^ | _ | - | "" | L | ^ | Х | | | |
| | | Entry | Н | L | Н | Х | Х | Х | Х | X | | | |
| Clock suspend or active power down | า | Littiy | H | L | L | V | V | V | ^ | | | | |
| · | | Exit | L | Н | Х | Х | Х | Х | Х | | | | |
| | | Entry | Н | L | Ι | Х | Х | Х | Х | | | | |
| Precharge power | down mode | Littiy | | _ | L | Н | Н | Н | ^ | | V | | |
| i recharge power | down mode | Exit | L | Н | Ι | Х | Х | Х | Х | X | | | |
| Exit | | | " | L | V | V | V | | | | | | |
| DQM | DQM | | Н | | | Х | | | V | | Х | | 7 |
| No operation com | mand | | Н | Х | Н | Х | Х | Х | Х | | Х | | |
| 140 operation com | No operation command | | 11 | ^ | L | Н | Н | Н | ^ | ^ | | | |

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA₀ ~ BA₁ : Bank select addresses.
 - If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
 - If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.
 - If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

