## 8-bit 18MSPS Video A/D Converter with 3.3V Power Supply Operation Function

## Description

The CXD2300Q is an 8 -bit CMOS A/D converter for video with synchronizing clamp function and can operate on 3.3 V power supply. The adoption of 2 step-parallel method achieves ultra-low power consumption and a maximum conversion speed of 18MSPS.

## Features

- Resolution: 8 -bit $\pm 1 / 2$ LSB (DL)
- Maximum sampling frequency: 18MSPS
- Low power consumption: 18 mW (at 18MSPS typ.) (reference current excluded)
- Synchronizing clamp function
- Clamp ON/OFF function
- Reference voltage self-bias circuit
- Input CMOS compatible
- 3-state TTL compatible output
- Single 3.3 V power supply
- Low input capacitance: 8 pF
- Reference impedance: $330 \Omega$ (typ.)


## Applications

Wide range of applications that require high-speed A/D conversion such as TV and VCR.

## Structure

Silicon gate CMOS IC


Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

- Supply voltage VDD

7
V

- Reference voltage

|  | VRT, VRB | Vdd +0.5 to Vss - 0.5 V |
| :---: | :---: | :---: |
| - Input voltage (Analog) | Vin | VDD +0.5 to Vss - 0.5 V |
| - Input voltage (Digital) | V | Vdd + 0.5 to Vss - 0.5 V |
| - Output voltage (Digital) | Vo | VDD +0.5 to V SS -0.5 V |

- Storage temperature

$$
\text { Tstg } \quad-55 \text { to }+150 \quad{ }^{\circ} \mathrm{C}
$$

## Recommended Operating Conditions

| - Supply voltage | AVDD, AVss | 3.14 to 4.0 | V |
| ---: | :--- | ---: | :--- |
|  | DVDD, DVss |  |  |
|  | $\|D G N D-A G N D\| 0$ to 100 | mV |  |

- Reference input voltage



## Block Diagram



Pin Description

| Pin No. | Symbol | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 1 to 8 | D0 to D7 |  | D0 (LSB) to D7 (MSB) output |
| 9 | TEST |  | Leave open during normal usage. |
| 10 | DVdo |  | Digital + 3.3 V |
| 12 | CLK |  | Clock input |
| 11, 13, 14 | TEST |  | Fix Pin 11 to Vod, Pins 13 and 14 to VDD or Vss during normal usage. |


| Pin No. | Symbol | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 15 | CLP |  | Inputs clamp pulse to Pin 15 (CLP). Clamps the signal voltage during Low interval. |
| 16, 19, 20 | AVdd |  | Analog + 3.3V |
| 17 | VRTS |  | Generates about +1.8 V when shorted with VRT. |
| 18 | VRT | AVDD | Reference voltage (top) |
| 24 | VRB | AVss | Reference voltage (bottom) |
| 21 | VIN |  | Analog input |
| 22, 23 | AVss |  | Analog ground |
| 25 | VRBS |  | Generates about +0.4 V when shorted with VRB. |


| Pin No. | Symbol | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 26 | VREF | (26) | Clamp reference voltage input. Clamps so that the reference voltage and the input signal during clamp interval are equal. |
| 27 | CCP | (27) | Integrates the clamp control voltage. The relationship between the changes in CCP voltage and in VIN voltage is positive phase. |
| 28, 31 | DVss |  | Digital ground |
| 29 | $\overline{\text { CLE }}$ | (29) | The clamp function is enabled when $\overline{C L E}=$ Low. <br> The clamp function is set to off and the converter functions as a normal A/D converter when $\overline{C L E}=$ High. The clamp pulse can be measured by connecting CLE to DVdd through a several hundred $\Omega$ resistor. |
| 30 | $\overline{\mathrm{OE}}$ |  | Data is output when $\overline{\mathrm{OE}}=$ Low. <br> Pins D0 to D7 are at high impedance when $\overline{\mathrm{OE}}=$ High. |
| 32 | NC |  | NC pin |

## Digital Output

The following table shows the relationship between analog input voltage and digital output code.

| Input signal voltage | Step | Digital output codeMSB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VRT | 0 | 11111111 |  |  |  |  |
|  | 127 | 10000000 |  |  |  |  |
| . | 128 | 011111111 |  |  |  |  |
|  |  | 00000000 |  |  |  |  |
|  |  |  |  |  |  |  |



- : Analog signal sampling point

Timing Chart I.


Timing Chart II.

## Electrical Characteristics

Analog characteristics $\quad\left(\mathrm{FC}=18 \mathrm{MSPS}, \mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VRB}=0 \mathrm{~V}, \mathrm{VRT}=1.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion speed | Fc | $\begin{aligned} & \text { VDD }=3.14 \text { to } 4.0 \mathrm{~V} \\ & \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VIN}=0 \text { to } 1.5 \mathrm{~V} \\ & \mathrm{fIN}=1 \mathrm{kHz} \text { ramp } \end{aligned}$ |  | 0.5 |  | 18 | MSPS |
| Analog input band width | BW | VIN = 1.4 Vp-p, 17.9 MHz |  |  | -0.9 |  | dB |
| Offset voltage*1 | Еот | Potential difference to VRT |  | -45 | -25 | -5 |  |
|  | Еов | Potential difference to VRB |  | 40 | 60 | 80 |  |
| Integral non-linearity error | EL | End point |  |  | +0.5 | $\pm 1.3$ | LSB |
| Differential non-linearity error | Ed |  |  |  | $\pm 0.3$ | $\pm 0.5$ |  |
| Aperture jitter | taj |  |  |  | 30 |  | ps |
| Sampling delay | tsd |  |  |  | 4 |  | ns |
| Clamp offset voltage*2 | Eoc | $\begin{aligned} & \mathrm{VIN}=\mathrm{DC} \\ & \mathrm{PWS}=3 \mu \mathrm{~S} \end{aligned}$ | Vref $=0.5 \mathrm{~V}$ | -20 | 0 | +20 | mV |
|  |  |  | $V_{\text {ReF }}=1.5 \mathrm{~V}$ | -30 | -10 | +10 |  |
| Clamp pulse delay | tcpd |  |  |  | 25 |  | ns |

*1 The offset voltage EOB is a potential difference between VRB and a point of position where the voltage drops equivalent to $1 / 2$ LSB of the voltage when the output data changes from " 00000000 " to "00000001". EOT is a potential difference between VRT and a potential of point where the voltage rises equivalent to $1 / 2$ LSB of the voltage when the output data changes from "11111111" to "11111110".
*2 Clamp offset voltage varies individually. When using with R, G, B 3 channels, color sliding may be generated.

DC characteristics
$\left(\mathrm{Fc}=18 \mathrm{MSPS}, \mathrm{V} D=3.3 \mathrm{~V}, \mathrm{~V} \mathrm{RB}=0 \mathrm{~V}, \mathrm{~V} \mathrm{RT}=1.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | IDD | $\mathrm{Fc}=18 \mathrm{MSPS}$ <br> NTSC ramp wave input |  |  | 5.5 | 10 | mA |
| Reference pin current | Iref |  |  | 3.3 | 4.6 | 6.6 | mA |
| Analog input capacitance | CIN | V IN $=0.75 \mathrm{~V}+0.07 \mathrm{Vrms}$ |  |  | 8 |  | pF |
| Reference resistance (VRt to VRb) | Rref |  |  | 230 | 330 | 440 | $\Omega$ |
| Self-bias | VRB1 | Shorts VRB and VRBS Shorts VRT and VRTS |  | 0.33 | 0.36 | 0.39 | V |
|  | VRT1 - VRB1 |  |  | 1.30 | 1.39 | 1.48 |  |
| Digital input voltage | VIH | $\begin{aligned} & \text { VDD }=3.14 \text { to } 3.6 \mathrm{~V} \\ & \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | 2.5 |  |  | V |
|  | VIL |  |  |  |  | 0.5 |  |
| Digital input current | IIH | $V \mathrm{DD}=\mathrm{max}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {DD }}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | IIL |  | $\mathrm{V} \mathrm{LL}=0 \mathrm{~V}$ |  |  | 5 |  |
| Digital output current | IOH | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{VSS} \\ & \mathrm{VDD}=\mathrm{min} \end{aligned}$ | $\mathrm{VOH}=\mathrm{V}$ DD -0.5 V | -1.0 |  |  | mA |
|  | IoL |  | $\mathrm{VOL}=0.4 \mathrm{~V}$ | 3.3 |  |  |  |
|  | Iozh | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{VDD} \\ & \mathrm{VDD}=\max \end{aligned}$ | $\mathrm{VOH}=\mathrm{VDD}$ |  |  | 16 | $\mu \mathrm{A}$ |
|  | IozL |  | $\mathrm{VOL}=0 \mathrm{~V}$ |  |  | 16 |  |

Timing
$\left(\mathrm{Fc}=18 \mathrm{MSPS}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{VRB}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{RT}}=1.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output data delay | TdL | With TTL 1 gate and 10pF load $\begin{aligned} & \text { VDD }=3.14 \text { to } 3.6^{\circ} \mathrm{V} \\ & \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 8 | 18 | 30 | ns |
| Tri-state output enable time | $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega, \mathrm{CL}=20 \mathrm{pF} \\ & \mathrm{OE}=3 \mathrm{~V} \rightarrow 0 \mathrm{~V} \\ & \mathrm{VDD}=3.14 \text { to } 3.6 \mathrm{~V} \\ & \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 6 | 12 | 25 | ns |
| Tri-state output disable time | $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega, \mathrm{CL}=20 \mathrm{pF} \\ & \mathrm{OE}=0 \mathrm{~V} \rightarrow 3 \mathrm{~V} \\ & \mathrm{VDD}=3.14 \text { to } 3.6 \mathrm{~V} \\ & \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 4 | 7.5 | 16 | ns |
| Clamp pulse width*1 | tcpw | $\text { Fc = 14.3MSPS, CIN }=10 \mu \mathrm{~F}$ for NTSC wave | 1.75 | 2.75 | 3.75 | $\mu \mathrm{S}$ |

*1 The clamp pulse width is for NTSC as an example. Adjust the rate to the clamp pulse cycle $(1 / 15.75 \mathrm{kHz}$ for NTSC) for other processing systems to equal the values for NTSC.

## Electrical Characteristics Measurement Circuit



Tri-state output measurement circuit


Note) CL includes capacitance of the probe and others.

Maximum operational speed
Differential gain error
Differential phase error


Digital output current measurement circuit



## Operation (See Block Diagram and Timing Chart 3)

1. The CXD2300Q is a 2-step parallel system A/D converter featuring a 4-bit upper comparators group and 2 lower comparators groups of 4-bit each. The reference voltage that is equal to the voltage between Vrt VRB/16 is constantly applied to the upper 4-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower data. VRTS and VRBS pins serve for the self generation of VRT (Reference voltage top) and VRB (Reference voltage bottom).
2. This IC uses an offset cancel type comparator and the comparator operates synchronously with an external clock. These modes are respectively indicated on the timing chart with $\mathrm{S}, \mathrm{H}, \mathrm{C}$ symbols. That is, the comparator performs input sampling (auto zero) mode, input hold mode and comparison mode using the external clock.
3. The operation of respective parts is as indicated in the chart. For instance input voltage Vi (1) is sampled with the falling edge of the first clock by means of the upper comparator block and the lower comparator A block.
The upper comparators block finalizes comparison data MD (1) with the rising edge of the first clock. Simultaneously the reference supply generates the lower reference voltage RV (1) that corresponded to the upper results. The lower comparator block finalizes comparison data LD (1) with the rising edge of the second clock. MD (1) and LD (1) are combined and output as Out (1) with the rising edge of the 3rd clock. Accordingly there is a 2.5 clock delay from the analog input sampling point to the digital data output.

## Operation Notes

1. Power supply and ground

To reduce noise effects, separate the analog and digital systems close to the device. For both the digital and analog power supply pins, use a ceramic capacitor of about $0.1 \mu \mathrm{~F}$ set as close as possible to the pin to bypass to the respective grounds.
2. Analog input

Compared with the flash type A/D converter, the input capacitance of the analog input is rather small. However it is necessary to conduct the drive with an amplifier featuring sufficient band and drive capability. When driving with an amplifier of low output impedance, parasite oscillation may occur. That may be prevented by inserting a resistance of about $100 \Omega$ in series between the amplifier output and $\mathrm{A} / \mathrm{D}$ input.
3. Clock input

The clock line wiring should be as short as possible also, to avoid any interference with other signals, separate it from other circuits.
4. Reference input

Voltage between VRT to $V_{R B}$ is compatible with the dynamic range of the analog input. Bypassing VRT and VRB pins to analog ground, by means of a capacitor about $0.1 \mu \mathrm{~F}$, the stable characteristics of the reference voltage are obtained. By shorting VRT and VRTS, VRB and VRBS, the self-bias function that generates $V_{R T}=$ about 1.8 V and $\mathrm{V}_{\mathrm{RB}}=$ about 0.4 V , is activated.
5. Timing

Analog input is sampled with the falling edge of CLK and output as digital data with a delay of 2.5 clocks and with the following rising edge. The delay from the clock rising edge to the data output is about 18 ns .
6. $\overline{O E}$ pin

By connecting $\overline{\mathrm{OE}}$ to DV ss output mode is obtained. By connecting $\overline{\mathrm{OE}}$ to DV DD high impedance is obtained.

## Application Circuit

(1) When clamp is used (self-bias used)


* The clamp pulse is latched by the sampling clock of ADC, but that is not necessary for basic clamp operation. However, slight small beat may be generated as vertical sag according to the relationship between the sampling frequency and the clamp pulse frequency. At such time, the latch circuit is effective in this case.


## (2) Digital clamp (self-bias used)


(3) When clamp is not used (self-bias used)


Package Outline Unit: mm

32PIN QFP (PLASTIC)


| SONY CODE | QFP-32P-L01 |
| :--- | :---: |
| EIAJ CODE | QFP032-P-0707 |
| JEDEC CODE | - |


| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE MASS | 0.2 g |

