

CXD2300Q

8-bit 18MSPS Video A/D Converter with 3.3V Power Supply Operation Function

Description

The CXD2300Q is an 8-bit CMOS A/D converter for video with synchronizing clamp function and can operate on 3.3 V power supply. The adoption of 2 step-parallel method achieves ultra-low power consumption and a maximum conversion speed of 18MSPS.

Features

- Resolution: 8-bit ± 1/2LSB (DL)
- Maximum sampling frequency: 18MSPS
- Low power consumption: 18 mW (at 18MSPS typ.) (reference current excluded)
- Synchronizing clamp function
- Clamp ON/OFF function
- Reference voltage self-bias circuit
- Input CMOS compatible
- 3-state TTL compatible output
- Single 3.3 V power supply
- Low input capacitance: 8 pF
- Reference impedance: 330 Ω (typ.)

Applications

Wide range of applications that require high-speed A/D conversion such as TV and VCR.

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Ta=25 °C)

- Supply voltage VDD 7
- Reference voltage
 - VRT, VRB VDD + 0.5 to Vss 0.5 V

V

- Input voltage VIN VDD + 0.5 to Vss 0.5 V (Analog)
- Input voltage VI VDD + 0.5 to Vss 0.5 V (Digital)
- Output voltage Vo VDD + 0.5 to Vss 0.5 V (Digital)
- Storage temperature
 - Tstg –55 to +150 °C

Recommended Operating Conditions

 Supply voltage 	AVdd, AVss	3.14 to 4.0	V
	DVDD, DVSS		
	DGND – AGND	0 to 100	mV
 Reference inpu 	t voltage		
	Vrb	0 to	V

VRT to VDD V

- Analog input VIN 1.3 Vp-p above
- Clock pulse width
 - Tpw₁, Tpw₀ 25 ns (min) to 1.1 μ s (max)
- Operating ambient temperature

Topr -40 to +85 °C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Description

Pin No.	Symbol	Equivalent circuit	Description
1 to 8	D0 to D7		D0 (LSB) to D7 (MSB) output
9	TEST	9 DVDD P P DVDD DVDD DVSS	Leave open during normal usage.
10	DVdd		Digital + 3.3 V
12	CLK	DVDD (12) DVss	Clock input
11, 13, 14	TEST	DVDD (1) (13) (14) DVss	Fix Pin 11 to Vbb, Pins 13 and 14 to Vbb or Vss during normal usage.

—3—

Pin No.	Symbol	Equivalent circuit	Description
15	CLP	DVDD (15) DVss	Inputs clamp pulse to Pin 15 (CLP). Clamps the signal voltage during Low interval.
16, 19, 20	AVdd		Analog + 3.3 V
17	VRTS	AVDD	Generates about +1.8 V when shorted with VRT.
18	VRT		Reference voltage (top)
24	VRB	AVss	Reference voltage (bottom)
21	Vin	AVDD (2) AVSS	Analog input
22, 23	AVss		Analog ground
25	VRBS	AVss 25	Generates about +0.4 V when shorted with VRB.

—4—

Pin No.	Symbol	Equivalent circuit	Description
26	VREF		Clamp reference voltage input. Clamps so that the reference voltage and the input signal during clamp interval are equal.
27	ССР	AVDD (27) AVss	Integrates the clamp control voltage. The relationship between the changes in CCP voltage and in VIN voltage is positive phase.
28, 31	DVss		Digital ground
29	CLE	DVDD 29 CLAMP DVSS DVSS PULSE	The clamp function is enabled when $\overline{\text{CLE}}$ = Low. The clamp function is set to off and the converter functions as a normal A/D converter when $\overline{\text{CLE}}$ = High. The clamp pulse can be measured by connecting $\overline{\text{CLE}}$ to DVpp through a several hundred Ω resistor.
30	ŌĒ	30 DVDD 30 DVDD DVSS	Data is output when \overline{OE} = Low. Pins D0 to D7 are at high impedance when \overline{OE} = High.
32	NC		NC pin

Digital Output

The following table shows the relationship between analog input voltage and digital output code.

Input signal voltage	Step	Digital output code MSB LSB
Vrt	0	1 1 1 1 1 1 1 1
:	:	:
:	127	1000000
:	128	0 1 1 1 1 1 1 1
:	:	:
Vrb	255	0 0 0 0 0 0 0 0



 $\circ\,$: Analog signal sampling point





Timing Chart II.

Electrical Characteristics

Analog characteristics

(Fc = 18MSPS, Vdd = 3.3 V, Vrb = 0 V, Vrt = 1.5 V, Ta = 25 °C)

Item	Symbol	Conditions		Min.	Тур.	Max.	Unit
Conversion speed	Fc	$V_{DD} = 3.14 \text{ to } 4.0 \text{ V}$ Ta = -40 to +85 °C VIN = 0 to 1.5 V fIN = 1 kHz ramp		0.5		18	MSPS
Analog input band width	BW	VIN = 1.4 Vp-p, 17.9 MHz			-0.9		dB
Offset voltage*1	Еот	Potential different	Potential difference to VRT		-25	-5	m\/
	Еов	Potential difference to VRB		40	60	80	
Integral non-linearity error	EL	- End point			+0.5	±1.3	ISB
Differential non-linearity error	Ed				±0.3	±0.5	
Aperture jitter	taj				30		ps
Sampling delay	tsd				4		ns
Clamp offset voltage*2	Foo	VIN = DC,	Vref = 0.5 V	-20	0	+20	m\/
	PW	PWS = 3 µs VREF = 1.5 V		-30	-10	+10	
Clamp pulse delay	tcpd				25		ns

*1 The offset voltage EOB is a potential difference between VRB and a point of position where the voltage drops equivalent to 1/2 LSB of the voltage when the output data changes from "00000000" to "00000001". EOT is a potential difference between VRT and a potential of point where the voltage rises equivalent to 1/2LSB of the voltage when the output data changes from "11111111" to "11111110".

*2 Clamp offset voltage varies individually. When using with R, G, B 3 channels, color sliding may be generated.

DC characteristics

(Fc = 18MSPS, VDD = 3.3 V, VRB = 0 V, VRT = 1.5 V, Ta = 25 °C)

Item	Symbol	C	onditions	Min.	Тур.	Max.	Unit
Supply current	IDD	Fc = 18MSPS NTSC ramp wave input			5.5	10	mA
Reference pin current	Iref			3.3	4.6	6.6	mA
Analog input capacitance	CIN	VIN = 0.75 V	+ 0.07 Vrms		8		pF
Reference resistance (Vrт to Vrв)	Rref			230	330	440	Ω
Calfhian	Vrb1	Shorts VRB and VRBS Shorts VRT and VRTS		0.33	0.36	0.39	V
Self-Dias	Vrt1 – Vrb1			1.30	1.39	1.48	
Digital input valtage	VIH VDD = 3.14 to 3.6 V		o 3.6 V	2.5			V
Digital input voltage	VIL	Ta = −40 to +85 °C				0.5	
Digital input ourrent	Ін		Vih = Vdd			5	
Digital input current	lı∟	VDD = max	VIL = 0 V			5	μΑ
Digital output current	Іон	OE = Vss Vdd = min	VOH = VDD - 0.5 V	-1.0			~ ^
	Iol		Vol = 0.4 V	3.3			mA
	Іоzн	$\overline{OE} = V_{DD}$	Voh = Vdd			16	
	lozl	VDD = max	Vol = 0 V			16	μΑ

Timing

 $(Fc = 18MSPS, V_{DD} = 3. 3V, V_{RB} = 0 V, V_{RT} = 1.5 V, Ta = 25 °C)$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output data delay	Tol	With TTL 1 gate and 10pF load VDD = 3.14 to 3.6 V Ta = -40 to $+85$ °C	8	18	30	ns
Tri-state output enable time	tрzн tpzl	$\begin{array}{l} \displaystyle \frac{R_L}{OE} = 1 \ k\Omega, \ C_L = 20 \ pF \\ \hline OE = 3 \ V \rightarrow 0 \ V \\ \displaystyle V_{DD} = 3.14 \ to \ 3.6 \ V \\ \displaystyle Ta = -40 \ to \ +85^{\circ}C \end{array}$	6	12	25	ns
Tri-state output disable time	tрнz tplz	$\begin{array}{l} R_L = 1 \ k\Omega, \ C_L = 20 \ pF \\ \overline{OE} = 0 \ V \rightarrow 3 \ V \\ V_{DD} = 3.14 \ to \ 3.6 \ V \\ Ta = -40 \ to \ +85 \ ^\circ C \end{array}$	4	7.5	16	ns
Clamp pulse width*1	tcpw	Fc = 14.3MSPS, CIN = 10 μ F for NTSC wave	1.75	2.75	3.75	μs

*1 The clamp pulse width is for NTSC as an example. Adjust the rate to the clamp pulse cycle (1/15.75 kHz for NTSC) for other processing systems to equal the values for NTSC.

Electrical Characteristics Measurement Circuit







Operation (See Block Diagram and Timing Chart 3)

 The CXD2300Q is a 2-step parallel system A/D converter featuring a 4-bit upper comparators group and 2 lower comparators groups of 4-bit each. The reference voltage that is equal to the voltage between VRT – VRB/16 is constantly applied to the upper 4-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower data. VRTS and VRBS pins serve for the self generation of VRT (Reference voltage top) and VRB (Reference voltage bottom).

- This IC uses an offset cancel type comparator and the comparator operates synchronously with an external clock. These modes are respectively indicated on the timing chart with S, H, C symbols. That is, the comparator performs input sampling (auto zero) mode, input hold mode and comparison mode using the external clock.
- 3. The operation of respective parts is as indicated in the chart. For instance input voltage Vi (1) is sampled with the falling edge of the first clock by means of the upper comparator block and the lower comparator A block.

The upper comparators block finalizes comparison data MD (1) with the rising edge of the first clock. Simultaneously the reference supply generates the lower reference voltage RV (1) that corresponded to the upper results. The lower comparator block finalizes comparison data LD (1) with the rising edge of the second clock. MD (1) and LD (1) are combined and output as Out (1) with the rising edge of the 3rd clock. Accordingly there is a 2.5 clock delay from the analog input sampling point to the digital data output.

Operation Notes

1. Power supply and ground

To reduce noise effects, separate the analog and digital systems close to the device. For both the digital and analog power supply pins, use a ceramic capacitor of about 0.1 μ F set as close as possible to the pin to bypass to the respective grounds.

2. Analog input

Compared with the flash type A/D converter, the input capacitance of the analog input is rather small. However it is necessary to conduct the drive with an amplifier featuring sufficient band and drive capability. When driving with an amplifier of low output impedance, parasite oscillation may occur. That may be prevented by inserting a resistance of about 100 Ω in series between the amplifier output and A/D input.

3. Clock input

The clock line wiring should be as short as possible also, to avoid any interference with other signals, separate it from other circuits.

4. Reference input

Voltage between VRT to VRB is compatible with the dynamic range of the analog input. Bypassing VRT and VRB pins to analog ground, by means of a capacitor about 0.1 μ F, the stable characteristics of the reference voltage are obtained. By shorting VRT and VRTS, VRB and VRBS, the self-bias function that generates VRT = about 1.8 V and VRB = about 0.4 V, is activated.

5. Timing

Analog input is sampled with the falling edge of CLK and output as digital data with a delay of 2.5 clocks and with the following rising edge. The delay from the clock rising edge to the data output is about 18 ns.

6. OE pin

By connecting \overline{OE} to DVss output mode is obtained. By connecting \overline{OE} to DVpp high impedance is obtained.

Application Circuit

(1) When clamp is used (self-bias used)



* The clamp pulse is latched by the sampling clock of ADC, but that is not necessary for basic clamp operation. However, slight small beat may be generated as vertical sag according to the relationship between the sampling frequency and the clamp pulse frequency. At such time, the latch circuit is effective in this case.

(2) Digital clamp (self-bias used)



(3) When clamp is not used (self-bias used)



Package Outline Unit : mm



32PIN QFP (PLASTIC)

SONY CODE	QFP-32P-L01
EIAJ CODE	QFP032-P-0707
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.2g

0.50