


CMOS 8-bit Single Chip Microcomputer

Description

The CXP84220/84224 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer counter, remote control reception circuit besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP84220/84224 also provides a power-on reset function and a sleep/stop function that enables lower power consumption.

64 pin SDIP (Plastic)




Features


- Wide-range instruction system (213 instructions) to cover various types of data
 - 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle 400ns at 10MHz operation
- Incorporated ROM capacity 20K bytes (CXP84220)
24K bytes (CXP84224)
- Incorporated RAM capacity 624 bytes
- Peripheral functions
 - A/D converter 8-bit, 8-channel, successive approximation method
(Conversion time of 32μs/10MHz)
 - Serial interface SIO with 8-bit, 8-stage FIFO incorporated for data use
(Auto transfer for 1 to 8 bytes), 1 channel
 - Timer 8-bit standard SIO, 1 channel
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer,
16-bit capture timer/counter
 - Remote control reception circuit Incorporated noise elimination circuit
 - PWM output circuit Incorporated 8-bit, 6-stage FIFO for measurement data
14 bits, 1 channel
- Interruption 13 factors, 14 vectors, multi-interruption possible
- Standby mode Sleep/stop
- Package 64-pin plastic SDIP
- Piggyback/evaluation chip CXP84200 64-pin ceramic SDIP

Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram

Pin Assignment (Top View)

Note) NC (Pin 1) is always connected to VDD.

Pin Description

Pin code	I/O	Description	
PA0/AN0 to PA7/AN7	I/O/Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bit. Incorporation of the pull-up resistance can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/CINT	I/O/Input	(Port B)	External capture input to 16-bit timer/counter.
PB1/ <u>CS0</u>	I/O/Input		Chip select input for serial interface (CH0).
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	Output/Output	(8 pins)	Serial data output (CH1).
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bit. Capable of driving 12mA sink current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PE0/ <u>EC0</u>	Input/Input	(Port E) 6-bit port. Lower 4 bits are for inputs; upper 2 bits are for outputs. (6 pins)	External event inputs for timer/counter. (2 pins)
PE1/ <u>EC1</u>	Input/Input		Remote control reception circuit input.
PE2/RMC	Input/Input		Non-maskable interruption request input.
PE3/ <u>NMI</u>	Input/Input		14-bit PWM output.
PE4/ <u>PWM</u>	Output/Output		Rectangular wave output for 16-bit timer/counter.
PE5/TO	Output/Output		
PF0 to PF7	I/O	(Port F) 8-bit output port. I/O can be set in a unit of single bit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PG0 to PG2	I/O	(Port G) 8-bit I/O port. I/O can be set in a unit of single bit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (3 pins)	

Pin code	I/O	Description	
PI0/INT0 to PI3/INT3	I/O/Input	(Port I) 7-bit output ports. I/O can be set in a unit of single bit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits.	External interruption request inputs.
PI4 to PI6	I/O	(7 pins)	
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.	
XTAL	Output		
RST	I/O	Low-level active, system reset.	
NC		NC. Under normal operating conditions, connect to VDD.	
AVREF	Input	Reference voltage input for A/D converter.	
AVss		A/D converter GND.	
VDD		Positive power supply.	
Vss		GND	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Pull-up resistance "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>IP Input protection circuit</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>CINT CS0 SI0 SI1</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>SCK OUT Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>SCK in</p> <p>IP</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 1 pin	<p>Port B</p> <p>Pull-up resistance</p> <p>SO</p> <p>Output enable</p> <p>Port B output selection</p> <p>"0" when reset</p> <p>Port B data</p> <p>Port B direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB7/SO1 1 pin	<p>Port B</p> <p>Internal reset signal</p> <p>SO</p> <p>Output enable</p> <p>Port B output selection</p> <p>"1" when reset</p> <p>Port B data</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 200kΩ</p>	High level
PC0 to PC7 8 pins	<p>Port C</p> <p>Pull-up resistance</p> <p>"0" when reset</p> <p>Port C data</p> <p>Port C direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>*1 Large current drive of 12mA possible</p> <p>*2 Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PE0/ $\overline{EC0}$ PE1/ $\overline{EC1}$ PE2/ \overline{RMC} PE3/ \overline{NMI} 4 pins	<p>Port E</p>	Hi-Z
PE4/ \overline{PWM} 1 pin	<p>Port E</p>	High level
PE5/TO 1 pin	<p>Port E</p>	High level
PD0 to PD7 PF0 to PF7 PG0 to PG2 PI4 to PI6 22 pins	<p>Port D Port F Port G Port I</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PI0 to PI3 4 pins	<p>Port I</p> <p>Pull-up resistance "0" when reset</p> <p>Port data</p> <p>Port direction "0" when reset</p> <p>Data bus</p> <p>RD</p> <p>INT0 INT1 INT2 INT3</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
EXTAL XTAL 2 pins	<p>EXTAL</p> <p>XTAL</p> <p>IP</p> <p>IP</p> <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation Feedback resistor is removed during stop. 	Oscillation
RST 1 pin	<p>OP</p> <p>Pull-up resistor</p> <p>Schmitt input</p> <p>Power-on reset function (Mask option)</p>	Low level

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	V _{AVss}	−0.3 to +0.3	V	
Input voltage	V _{IN}	−0.3 to +7.0*1	V	
Output voltage	V _{OUT}	−0.3 to +7.0*1	V	
High level output current	I _{OH}	−5	mA	Output per pin
High level total output current	ΣI _{OH}	−50	mA	Total for all output pins
Low level output current	I _{OL}	15	mA	Value per pin, excluding large current outputs
	I _{OLC}	20	mA	Value per pin*2 for large current outputs
Low level total output current	ΣI _{OL}	100	mA	Total for all output pins
Operating temperature	T _{opr}	−20 to +75	°C	
Storage temperature	T _{stg}	−55 to +150	°C	
Allowable power dissipation	P _D	1000	mW	

*1 V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

*2 The large current drive transistor is the N-ch transistor of Port C (PC).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions(V_{ss} = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	High-speed mode guaranteed operation range*1
		3.5	5.5		Low-speed mode guaranteed operation range*1
		2.5	5.5		Guaranteed data hold range during stop
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input*3
	V _{IHEX}	V _{DD} − 0.4	V _{DD} + 0.3	V	EXTAL*4
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input*3
	V _{ILEX}	−0.3	0.4	V	EXTAL*4
Operating temperature	T _{opr}	−20	+75	°C	

*1 High-speed mode is 1/2 frequency demultiplication clock selection; low-speed mode is 1/16 frequency demultiplication clock selection.

*2 Value for each pin of normal input ports (PA, PB3, PB4, PB6, PC, PD, PF, PG, PI4 to PI6).

*3 Value of the following pins: RST, CINT, CS0, SCK0, SCK1, EC0, EC1, RMC, NMI, INT0, INT1, INT2, INT3.

*4 Specifies only during external clock input.

Electrical Characteristics**DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PA to PD, PE4, PE5, PF, PG, PI	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output voltage	VOL	PC	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
Input current	I _{IHE}	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA
	I _{IIE}		VDD = 5.5V, VIL = 0.4V	-0.5		-40	μA
	I _{IIR}	RST ^{*1}	VDD = 5.5V VIL = 0.4V	-1.5		-400	μA
	I _{IL}	PA to PD ^{*2} , PF, PG, PI ^{*2}				-2.0	mA
			VDD = 4.5V, VIL = 4.0V	-10			μA
I/O leakage current	I _{IIZ}	PE0 to PE3, RST ^{*1}	VDD = 5.5V VI = 0, 5.5V			±10	μA
Supply current ^{*3}	I _{DD1}	VDD	High-speed mode operation (1/2 frequency demultiplier clock) VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		18	40	mA
	I _{DDS1}		Sleep mode VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1.1	8	mA
	I _{DDS3}		Stop mode VDD = 5.5V, termination of 10MHz crystal oscillation			10	μA
Input capacity	C _{IN}	Pins other than PB7, PE4, PE5, AVREF, AVss, VDD, VSS	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*1 RST specifies the input current when pull-up resistance has been selected; leakage current when no resistance has been selected.

*2 Pins PA to PD, and PF, PG, PI specify the input current when pull-up resistance has been selected; leakage current when no resistance has been selected. (Excludes output PB7)




*3 When all pins are open.

AC Characteristics**(1) Clock timing**(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	f _c	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t _{XL} t _{XH}	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise time, fall time	t _{CR} t _{CF}	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t _{EH} t _{EL}	EC0 EC1	Fig. 3	t _{sys} + 50*1			ns
Event count input clock rise time, fall time	t _{ER} t _{EF}	EC0 EC1	Fig. 3			20	ms

*1 t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} [ns] = 2000/f_c (upper two bits = "00"), 4000/f_c (upper two bits = "01"), 16000/f_c (upper two bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↑ → SCK0 float delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↓ → SO0 delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 ↑ → SO0 float delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 High level width	t _{WHCS}	SCK0	Chip select transfer mode	t _{sys} + 200		ns
SCK0 cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK0 High, Low level width	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc – 50		ns
SI0 input setup time (for SCK0 ↑)	t _{SIK}	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	t _{KSI}	SI0	SCK0 input mode	t _{sys} + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t _{KSO}	SO0	SCK0 input mode		t _{sys} + 200	ns
			SCK0 output mode		100	ns

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the SCK0 output mode, SO0 output delay time is 50pF + 1TTL.





Fig. 4. Serial transfer CH0 timing

Serial transfer (CH1)(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
<u>SCK1</u> High, Low level width	t _{KL} t _{KH}	SCK1	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
<u>SCK1</u> ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns


Note) The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.

**Fig. 5. Serial transfer CH1 timing**

(3) A/D converter characteristics

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						± 3	LSB
Zero transition voltage	VZT ^{*1}		Ta = 25°C VDD = 5.0V Vss = AVss = 0V	-10	70	150	mV
Full-scale transition voltage	VFT ^{*2}			4930	5050	5120	mV
Conversion time	tCONV			160/fADC ^{*3}			μs
Sampling time	tsAMP			12/fADC ^{*3}			μs
Reference input voltage	VREF	AVREF		VDD - 0.5		VDD	V
Analog input voltage	VIAN	AN0 to AN7		0		AVREF	V
AVREF current	IREF	AVREF	Operation mode		0.6	1.0	mA
	IREFS		Sleep mode Stop mode			10	μA



*1 VZT: Value at which the digital conversion value changes from 00H to 01H and vice versa.

*2 VFT: Value at which the digital conversion value changes from FEH to FFH and vice versa.

*3 fADC indicates the below values due to ADC operation clock selection.



During PS2 selection, fADC = fc/2

During PS1 selection, fADC = fc

Fig. 6. Definition of A/D converter terms

(4) Interruption, reset input(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High, Low level width	t _{IH} t _{IL}	INT0 INT1 INT2 INT3 NMI		1		μs
Reset input Low level width	t _{RSL}	\overline{RST}		8/fc		μs


**Fig. 7. Interruption input timing****Fig. 8. \overline{RST} input timing****(5) Power-on reset**

Power-on reset*

(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	t _R	V _{DD}	Power-on reset	0.05	50	ms
Power supply cut-off time	t _{OFF}		Repetitive power-on reset	1		ms

* Specifies only when power-on reset function is selected.



The power supply should be rise smoothly.

Fig. 9. Power-on reset

Appendix




Fig. 10. SPC700 Series recommended oscillation circuit

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)
	CSA8.00MTZ	8.00				
	CSA10.0MTZ	10.00				
	CST4.19MGW*	4.19				(ii)
	CST8.00MTW*	8.00				
	CST10.0MTW*	10.00				
RIVER ELETEC CORPORATION	HC-49/U03	4.19	12	12	0	(i)
		8.00				
		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19	27	27	0	(i)
		8.00				
		10.00				


Those marked with an asterisk (*) signify types with built-in ground capacitance (C₁, C₂).

Mask option table

Item	Content	
Reset pin pull-up resistance	Non-existent	Existen
Power-on reset circuit	Non-existent	Existen

Package Outline

Unit: mm

**PACKAGE STRUCTURE**

SONY CODE	SDIP-64P-01
EIAJ CODE	SDIP064-P-0750
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	8.6g