

# **CMOS 8-bit Single Chip Microcomputer**


## Description

The CXP88216/88220/88224 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuits, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, FDP controller/driver, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also, CXP88216/88220/88224 provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.

## Features

- A wide instruction set (213 instructions) which cover various types of data
    - 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction
  - Minimum instruction cycle During operation 250ns/16MHz, During operation 122μs/32kHz
  - Incorporated ROM capacity 16Kbytes (CXP88216), 20Kbytes (CXP88220), 24Kbytes (CXP88224)
  - Incorporated RAM capacity 880bytes
  - Peripheral function
    - A/D converter 8-bit, 8-channel, successive approximation system  
(Conversion time: 20.0μs/16MHz)
    - Serial I/O with auto transfer mode Incorporated 8-stage FIFO for data (1 to 8 bytes auto transfer)
    - Timer 8-bit timer/counter, 2-channel, 19-bit time base timer
    - High precision timing pattern generation circuit PPG 8 pins 32-stage programmable circuit, RTG 5 pins 2-channel
    - PWM/DA gate output 12-bit, 2-channel (Repetitive frequency 62.5kHz/16MHz)
    - Servo input control Capstan FG, Drum FG/PG, CTL input
    - VSYNC separator Incorporated 26-bit and 8-stage FIFO
    - FRC capture unit 14-bit
    - PWM output for tuner Pulse duty auto detection circuit
    - VISS/VASS circuit 32kHz oscillation circuit, ultra-low speed instruction mode
    - 32kHz timer/event counter 8-bit pulse measuring counter, 6-stage FIFO
    - Remote control receiving circuit Max.148 segments can be displayed
    - FDP controller/driver Hardware key scanning function (Max.16 × 3 key matrix available)
    - Tri-state output PPG 1 pin, RTG 1 pin, output 8 pins
    - Pseudo HSYNC output function
    - High speed head switching circuit
  - Interruption 22 factors, 15 vectors, multi-interruption possible
  - Standby mode SLEEP/STOP
  - Package 100-pin plastic QFP
  - Piggyback/evaluation chip CXP88100





## Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram



**Pin Configuration (Top View)**

**Note)** 1. NC (Pin 90) is always connected to VDD.  
 2. Vss (Pins 41 and 88) are both connected to GND.

**Pin Description**

Symbol	I/O	Description				
PA0/PPO0 /HGO	Output/Real time output/Output		Pseudo HSYNC output pin.			
PA1/PPO1		(Port A) 8-bit I/O port. Enable to specify I/O by bit unit. Data is gated with PPO content by OR-gate and they are output. (8 pins)	Programable pattern generator (PPG) output. Functions as high precision real-time pulse output port. (8 pins)			
PA2/PPO2	I/O/ Real time output					
PA3/PPO3						
PA4/PPO4						
PA5/PPO5		Output/ Real time output	Head switching output pins.			
PA6/PPO6						
PA7/PPO7						
PB0 to PB7	Output	8-bit output port. Tri-state can be controlled. (8 pins)				
PC0 to PC2	Output	(Port C) 8-bit I/O port. Enable to specify I/O by bit unit. Data is gated with RTO content by OR-gate and they are output. (8 pins)				
PC3/PPO3 to PC7/PPO15	Output/ Real time output		Real-time pulse generator (RTG) output. Functions as high precision real-time pulse output port. (5 pins)			
T0 to T7	Output	FDP timing signal output pin.				
T8/S15 to T15/S8	Output/Output	Output pins for FDP timing signal and segment signal.				
PD0/S0 to PD7/S7	Output/Output	(Port D) 8-bit output port. (8 pins)	FDP segment signal output pin.			
PE0/INT0	Input/Input	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Trigger pulse input pin for head switching output.	Input pin to request external interruption. Active when falling edge.		
PE1/EC0/ INT2	Input/Input/Input		External event input pin for timer/counter.	Input pin to request external interruption. Active when falling edge.		
PE2/PWM0	Output/Output		PWM output pins. (2 pins)			
PE3/PWM1	Output/Output					
PE4/DAA0	Output/Output					
PE5/DAA1	Output/Output					
PE6/DAB0	Output/Output		DA gate pulse output pins. (2 pins)			
PE7/DAB1	Output/Output					
AN0 to AN3	Input	Analog input pins to A/D converter. (8 pins)				
PF0/AN0 to PF3/AN3	Input/Input	(Port F) 8-bit I/O port. Enable to specify I/O by bit unit. (8 pins)				
PF4/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.			
PF5/SO1	I/O/Output		Serial data (CH1) output pin.			
PF6/SI1	I/O/Input		Serial data (CH1) input pin.			
PF7	I/O					

Symbol	I/O	Description	
PG0/CFG	Input/Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input/Input		Drum FG input pin.
PG2/DPG	Input/Input		Drum PG input pin.
PG3/ PBCTL/EC1	Input/Input/Input		Playback CTL input pin. External event input pin for timer/counter.
PG4/ SYNC0/EC2	Input/Input/Input		Composite sync signal input pins. External event input pin for timer/counter.
PG5/SYNC1	Input/Input		
PG6/EXI0	Input/Input		External input pins for FRC capture unit.
PG7/EXI1	Input/Input		
PH0/KR0 to PH2/KR2	I/O/Input	(Port H) 3-bit I/O port. (3 pins)	Key return input signal for key scanning at FDP segment signal.
PI1/RMC	I/O/Input	(Port I) 8-bit I/O port. Enable to specify I/O by bit unit. (8 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Input		14-bit PWM output pin.
PI3/TO/ DDO/ADJ	I/O/Output/Output/ Output		Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.
PI4/INT1/ NMI/CS0	I/O/Input/ Input/Input		Input pin to request external interruption, non-maskable interruption and for serial chip select (CH0). Active when falling edge.
PI5/SCK0	I/O/Input		Serial clock (CH1) I/O pin.
PI6/SO0	I/O/Output		Serial data (CH1) output pin.
PI7/SI0	I/O/Input		Serial data (CH1) input pin.
EXTAL	Input		Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.
XTAL	Output		
TEX	Input		Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)
TX	Output		
RST	Input	System reset pin of active "L" level.	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
V <sub>FDP</sub>		FDP voltage supply pin when specifying internal resistor by mask option.	
A <sub>VDD</sub>		Positive power supply pin of A/D converter.	
A <sub>VREF</sub>	Input	Reference voltage input pin of A/D converter.	
A <sub>Vss</sub>		GND pin of A/D converter.	
V <sub>DD</sub>		Positive power supply pin.	
V <sub>ss</sub>		GND pin. Connect both V <sub>ss</sub> pins to GND.	

## Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0/HGO 1 pin	<p>Port A</p> <p>HSEL, HOUT, PPO0 → MPX</p> <p>PA0 → MPX</p> <p>RD (Port A)</p> <p>Data bus ←</p> <p>MPX → Output</p> <p>Note: Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PA1/PPO1 1 pin	<p>Port A</p> <p>PPG control status register bit 0, Tri-state control selection, PPO1, PA1 direction → MPX</p> <p>PA0 → MPX</p> <p>RD (Port A)</p> <p>Data bus ←</p> <p>MPX → Output</p> <p>Note: (Every bit)</p>	Hi-Z
PA2/PPO2 to PA4/PPO4 3 pins	<p>Port A</p> <p>PPO data, Port A direction → Inverter</p> <p>RD (Port A)</p> <p>Data bus ←</p> <p>Inverter → Output</p> <p>Note: (Every bit)</p>	Hi-Z
PA5/PPO5 to PA7/PPO7 3 pins	<p>Port A</p> <p>PPO data, Port A direction → Inverter</p> <p>RD (Port A)</p> <p>Data bus ←</p> <p>Inverter → Output</p> <p>Note: Output becomes active from high impedance by data writing to port register.</p>	Hi-Z




Pin	Circuit format	When reset
PB0 to PB7 8 pins	<p>Port B</p> <p>Port B data</p> <p>Data bus</p> <p>RD (Port B)</p> <p>Port B tri-state control</p>	Hi-Z
PC0 to PC2 3 pins	<p>Port C</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>(Every bit)</p> <p>Input protection circuit</p>	Hi-Z
PC3/RTO3 1 pin	<p>Port C</p> <p>PC3</p> <p>PC3 direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RTO3</p> <p>(Every bit)</p> <p>Input protection circuit</p>	Hi-Z
PC3/RTO4 1 pin	<p>RTG interruption control register bit 7 Tri-state control selection</p> <p>RTO4</p> <p>PC4</p> <p>PC4 direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RTO4</p> <p>(Every bit)</p> <p>Input protection circuit</p>	Hi-Z

Pin	Circuit format	When reset
PC5/RTO5 to PC7/RTO7  3 pins	<p>Port C</p> <p>RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>(Every bit)</p> <p>Data bus</p> <p>RD (Port C)</p> <p>Input protection circuit</p> <p>777</p> <p>IP</p>	Hi-Z
PD0/S0 to PD7/S7  8 pins	<p>Port D</p> <p>Segment output data</p> <p>Output selection control signal ("0" when reset)</p> <p>Port D data</p> <p>Data bus</p> <p>RD (Port D)</p> <p>High voltage drive transistor</p> <p>OP Mask option</p> <p>Pull-down resistor</p> <p>V_FDP</p>	Hi-Z
T0 to T7  8 pins	<p>Timing output data</p> <p>Output selection control signal ("0" when reset)</p> <p>Segment output data</p> <p>High voltage drive transistor</p> <p>OP Mask option</p> <p>Pull-down resistor</p> <p>V_FDP</p>	Hi-Z
T8/S15 to T15/S8  8 pins	<p>Timing output data</p> <p>Output selection control signal ("0" when reset)</p> <p>Segment output data</p> <p>High voltage drive transistor</p> <p>OP Mask option</p> <p>Pull-down resistor</p> <p>V_FDP</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 PE1/EC0/INT2 2 pins	<p>Port E</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p>	High level
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p>	Hi-Z
PF4/SCK1 2 pins	<p>Port F</p>	Hi-Z

Pin	Circuit format	When reset
PF5/SO1 1 pin	<p>Port F</p> <p>Port F output selection</p> <p>From serial interface</p> <p>MPX</p> <p>Port F data</p> <p>Port F direction</p> <p>Data bus</p> <p>RD (Port F)</p> <p>To serial interface</p>	Hi-Z
PF6/SI1 1 pin	<p>Port F</p> <p>Port F data</p> <p>Port F direction</p> <p>Data bus</p> <p>RD (Port F)</p> <p>To serial interface</p> <p>Schmitt input</p>	Hi-Z
PF7 1 pin	<p>Port F</p> <p>Port F data</p> <p>Port F direction</p> <p>Data bus</p> <p>RD (Port F)</p> <p>To serial interface</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL/ EC1 PG4/SYNC0/ EC2 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	<p>Port G</p> <p>Schmitt input</p> <p>IP</p> <p>Data bus</p> <p>RD (Port G)</p> <p>Note) For PG4/SYNC and PG5/SYNC1, CMOS schmitt input or TTL schmitt input can be selected with the mask option.</p>	Hi-Z

Pin	Circuit format	When reset
PI2/PWM PI3/TO/ DDO/ADJ  2 pins	<p>Port I</p> <p>(PI2: From 14-bit PWM, timer/counter PI3: From CTL duty detection circuit, 32kHz timer)</p> <p>Port I data Port I direction Data bus RD (Port I)</p> <p>MPX IP</p>	Hi-Z
PI1/RMC PI4/INT1/ NMI/CS0 PI7/SI0  3 pins	<p>Port I</p> <p>Port I data Port I direction Data bus RD (Port I)</p> <p>(PI1: To remote control circuit PI4: To interruption circuit PI3: To serial CH0)</p> <p>IP</p>	Hi-Z
PI5/SCK0 PI6/SO0  2 pins	<p>Port I</p> <p>Port I function select From serial CH0 Port I data Port I direction Data bus RD (Port I) To SI0 Schmitt input Note) P15 is schmitt input</p> <p>MPX MPX IP</p>	Hi-Z
PH0/KR0 to PH2/KR2  3 pins	<p>Port H</p> <p>Port H data Port H direction Data bus RD (Port H) Key input signal</p> <p>IP</p>	Hi-Z

Pin	Circuit format	When reset
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop.</li> </ul>	Hi-Z
TEX TX 2 pins	 <ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level.</li> </ul>	Oscillation
$\overline{RST}$ 1 pin		Hi-Z or Pull up
MP 1 pin		Hi-Z

**Absolute Maximum Ratings**(V<sub>ss</sub> = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	A <sub>VDD</sub>	A <sub>Vss</sub> to +7.0* <sup>1</sup>	V	
	A <sub>Vss</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0* <sup>2</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0* <sup>2</sup>	V	
Display output voltage	V <sub>OD</sub>	V <sub>DD</sub> - 40 to V <sub>DD</sub> + 0.3	V	As P-channel transistor is open drain, V <sub>DD</sub> is reference.
High level output current	I <sub>OH</sub>	-5	mA	All pins excluding display outputs (value per pin)* <sup>3</sup>
	I <sub>ODH1</sub>	-15	mA	Display outputs S0 to S7 (value per pin)
	I <sub>ODH2</sub>	-35	mA	Display outputs T0 to T7, and T8/S15 to T15/S8 (value per pin)
High level total output current	$\Sigma I_{OH}$	-50	mA	Total for all pins excluding display outputs
	$\Sigma I_{ODH}$	-100	mA	Total for all display outputs
Low level output current	I <sub>OL</sub>	15	mA	
Low level total output current	$\Sigma I_{OL}$	130	mA	Total for all outputs
Operating temperature	T <sub>opr</sub>	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	

\*<sup>1</sup> A<sub>VDD</sub> and V<sub>DD</sub> should be set to a same voltage.\*<sup>2</sup> V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3V.\*<sup>3</sup> It specifies output current of general-purpose I/O port.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		3.5	5.5		Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.7	5.5		Guaranteed operation range by TEX clock
		2.5	5.5		Guaranteed data hold operation range during STOP
Analog power supply	A <sub>VDD</sub>	4.5	5.5	V	*1
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	CMOS schmitt input*3
	V <sub>IHTS</sub>	2.2	V <sub>DD</sub>	V	TTL schmitt input*4
	V <sub>IHEX</sub>	V <sub>DD</sub> – 0.4	V <sub>DD</sub> + 0.3	V	EXTAL pin*5 TEX pin*6
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*2
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	CMOS schmitt input*3
	V <sub>ILTS</sub>	0	0.8	V	TTL schmitt input*4
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL pin*5 TEX pin*6
Operating temperature	T <sub>opr</sub>	-20	+75	°C	

\*1 A<sub>VDD</sub> and V<sub>DD</sub> should be set to a same voltage.

\*2 Normal input port (each pin of PA1 to PA4, PC, PF0 to PF3, PF5, PF7, PH, PI2, PI3 and PI6), MP pin

\*3 Each pin of RST, PE0/INT0, PE1/EC0/INT2, PF4/SCK1, PF6/SI1, PI1/RMC, PI4/CS0/NMI/INT1, PI5/SCK0, PI7/SI1 and PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option)

\*4 Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

\*5 It specifies only when the external clock is input.

\*6 It specifies only when the external event is input.

## DC Characteristics

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PC, PE PF4 to PF7, PH, PI1 to PI7, RST <sup>*1</sup> (V <sub>OL</sub> only)	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	S0 to S7 S8/T15 to S15/T8, T0 to T7	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
Display output current	I <sub>OH</sub>	S0 to S7 S8/T15 to S15/T8, T0 to T7	V <sub>DD</sub> = 4.5V, V <sub>OH</sub> = V <sub>DD</sub> - 2.5V	-8			mA
				-20			mA
Open drain output leakage current (P-CH Tr OFF in	I <sub>OL</sub>	S0 to S7, S8/T15 to S15/T8, T0 to T7	V <sub>DD</sub> = 5.5V, V <sub>OL</sub> = V <sub>DD</sub> - 35V V <sub>FDP</sub> = V <sub>DD</sub> - 35V			-20	μA
Pull-down resistor <sup>*3</sup>	R <sub>L</sub>	S0 to S7, S8/T15 to S15/T8, T0 to T7	V <sub>DD</sub> = 5V, V <sub>OD</sub> - V <sub>FDP</sub> = 30V	60	100	270	kΩ
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>IHE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40	μA
	I <sub>ILE</sub>	TEX	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.1		10	μA
	I <sub>ILE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.1		-10	μA
	I <sub>ILR</sub>	RST <sup>*2</sup>		-1.5		-400	μA
I/O leakage current	I <sub>Iz</sub>	PA to PC, PE to PI, AN1 to AN3, MP, RST <sup>*2</sup>	V <sub>DD</sub> = 5.5V, V <sub>I</sub> = 0, 5.5V			±10	μA
Supply current <sup>*4</sup>	I <sub>DD1</sub>	V <sub>DD</sub> , V <sub>SS</sub>	16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF), V <sub>DD</sub> = 5V ± 10% <sup>*5</sup>		23	45	mA
	I <sub>DDS1</sub>		16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF), V <sub>DD</sub> = 5V ± 10%, SLEEP mode		1.2	8	mA
	I <sub>DD2</sub>		32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF), V <sub>DD</sub> = 3V ± 10%		38	100	μA
	I <sub>DDS2</sub>		32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF), V <sub>DD</sub> = 3V ± 10%, SLEEP mode		7	30	μA
	I <sub>DDS3</sub>		V <sub>DD</sub> = 5.5V, STOP mode (32kHz, 16MHz oscillation stop)			10	μA
Input capacity	C <sub>IN</sub>	Other than S0 to S15, T0 to T7, PA0, PA5 to PA7 PE2 to PE7 PB, V <sub>DD</sub> , V <sub>SS</sub> AV <sub>DD</sub> , AV <sub>SS</sub>	Clock 1MHz 0V other than the measured pins		10	20	pF

- \*1  $\overline{RST}$  pin is specified when evaluation mode is in use.
- \*2  $\overline{RST}$  pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.
- \*3 When built-in pull-down resistor is selected with mask option.
- \*4 When entire output pins are open.
- \*5 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 0002FEH) to "00" and operating in high speed mode (1/2 dividing clock).

## AC Characteristics

### (1) Clock timing


( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
System clock frequency	$f_c$	XTAL EXTAL	Fig. 1, Fig. 2	1		16	MHz
System clock input pulse width	$t_{XL}, t_{XH}$	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive	28			ns
System clock input rise and fall times	$t_{CR}, t_{CF}$	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count clock input pulse width	$t_{EH}, t_{EL}$	$\overline{EC0}, \overline{EC1}, \overline{EC2}$	Fig. 3		$t_{sys} + 200^*$		ns
Event count clock input rise and fall times	$t_{ER}, t_{EF}$	$\overline{EC0}, \overline{EC1}, \overline{EC2}$	Fig. 3			20	ms
System clock frequency	$f_c$	TEX TX	$V_{DD} = 2.7$ to $5.5\text{V}$ Fig. 2 (32kHz clock applying condition)		32.768		kHz
Event count clock input pulse width	$t_{TL}, t_{TH}$	TEX	Fig. 3	10			$\mu\text{s}$
Event count clock input rise and fall times	$t_{TR}, t_{TF}$	TEX	Fig. 3			20	ms


\*  $t_{sys}$  indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).


$t_{sys}$  [ns] =  $2000/f_c$  (Upper 2 bits = "00"),  $4000/f_c$  (Upper 2 bits = "01"),  $16000/f_c$  (Upper 2 bits = "11")

**Fig. 1. Clock timing**



**Fig. 2. Clock applying condition**



**Fig. 3. Event count clock timing****(2) Serial transfer (CH0)**


(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	tbcSK	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↑ → SCK0 floating delay time	t <sub>DCSKF</sub>	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↓ → SO0 delay time	t <sub>DCSO</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 ↑ → SO0 floating delay time	t <sub>DCSOF</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 high level width	t <sub>WHCS</sub>	CS0	Chip select transfer mode	t <sub>sys</sub> + 200		ns
SCK0 cycle time	t <sub>KCY</sub>	SCK0	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
SCK0 high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	SCK0	Input mode	t <sub>sys</sub> +100		ns
			Output mode	8000/fc – 50		ns
SI0 input set-up time (against SCK0 ↑)	t <sub>SIK</sub>	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (against SCK0 ↑)	t <sub>KSI</sub>	SI0	SCK0 input mode	t <sub>sys</sub> + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t <sub>KSO</sub>	SO0	SCK0 input mode		t <sub>sys</sub> + 200	ns
			SCK0 output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)** The load of SCK0 output mode and SO0 output delay time is 50pF + 1TTL.


**Fig. 4. Serial transfer CH0 timing**

**Serial transfer (CH1)**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t <sub>KCY</sub>	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	SCK1	Input mode	400		ns
			Output mode	8000/fc - 50		ns
SI1 input set-up time (against SCK1 ↑)	t <sub>SIK</sub>	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t <sub>KSI</sub>	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns


**Note)** The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

**Fig. 5. Serial transfer CH1 timing**

(3) A/D converter characteristics (Ta = -20 to +75°C, V<sub>DD</sub> = AV<sub>DD</sub> = 4.5 to 5.5V, AV<sub>REF</sub> = 4.0 to AV<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> =

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Only for A/D converter operation Ta = 25°C V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub> = 5.0V			±1	LSB
Absolute error						±2	LSB
Conversion time	t <sub>CONV</sub>			160/f <sub>ADC</sub>			μs
Sampling time	t <sub>SAMP</sub>			12/f <sub>ADC</sub>			μs
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>	V <sub>DD</sub> = AV <sub>DD</sub> = 4.5 to 5.5V	AV <sub>DD</sub> - 0.5		AV <sub>DD</sub>	V
Analog input voltage	V <sub>IAN</sub>	AN0 to AN7		0		AV <sub>REF</sub>	V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Operation mode AV <sub>REF</sub> = 4.0 to 5.5V		0.6	1.0	mA
			SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definitions of A/D converter terms



## (4) Interruption, reset input

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tIH tIL	INT0 INT1 INT2 NMI		1		μs
Reset input low level width	tRSL	RST		32/fc		μs

Fig. 7. Interruption input timing





Fig. 8. Reset input timing



## (5) Others


(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
CFG input high and low level widths	tCFH tCFL	CFG		tFRC × 24 + 200		ns
DFG input high and low level widths	tDFH tDFL	DFG		tFRC × 16 + 200		ns
DPG minimum pulse width	tDPW	DPG		tFRC × 8 + 200		ns
DPG minimum removal time	trem	DPG		tFRC × 16 + 200		ns
PBCTL input high and low level widths	tCTH tCTL	PBCTL	tsys = 2000/fc	tFRC × 8 + tsys + 200		ns
EXI input high and low level widths	tEIH tEIL	EXI0 EXI1	tsys = 2000/fc	tFRC × 8 + tsys + 200		ns

Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) tFRC = 1000/fc (ns)

**Fig.9. Other timings**



**Supplement****Fig.10. Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd ( $\Omega$ )	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	15	15				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12	0			
		16.00	12	12	0			
	P3	32.768kHz	30	18	470k	(ii)		

**Mask option table**


Item	Content	
Reset pin pull-up resistor	Non-existent	Existant
High voltage drive output port pull-down resistor	Non-existent	Existant
Input circuit format*	CMOS schmitt	TTL schmitt

\* In PG4/SYNC0/EC2 pin and PG5/SYNC1 pin, the input circuit format can be selected every pin.

**Characteristics Curve**

## Package Outline

Unit: mm



## PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g