

Diagonal 6.64mm (Type 1/2.7) Frame Readout CCD Image Sensor with Square Pixel for Color Cameras

Description

The ICX284AK is a diagonal 6.64mm (Type 1/2.7) interline CCD solid-state image sensor with a square pixel array and 2.02M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/7.5 second. Also, the adoption of high frame rate readout mode supports 30 frames per second which is four times the speed in frame readout mode. This chip features an electronic shutter with variable charge-storage time. Adoption of a design specially suited for frame readout ensures a saturation signal level equivalent to when using field readout. Ye, Cy, Mg, G complementary color mosaic filters are used as the color filters, and at the same time high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.

Features

- Supports frame readout
- High horizontal and vertical resolution
- Supports high frame rate readout mode: 30 frames/s
- Square pixel
- Horizontal drive frequency: 18MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- Ye, Cy, Mg, G complementary color mosaic filters on chip
- High sensitivity, low smear
- Continuous variable-speed shutter
- Low dark current, excellent anti-blooming characteristics
- 16-pin high-precision plastic package (top/bottom dual surface reference possible)

Device Structure



- Interline CCD image sensor
- Image size: Diagonal 6.64mm (Type 1/2.7)
- Total number of pixels: 1688 (H) × 1248 (V) approx. 2.11M pixels
- Number of effective pixels: 1636 (H) × 1236 (V) approx. 2.02M pixels
- Number of active pixels: 1620 (H) × 1220 (V) approx. 1.98M pixels
- Chip size: 6.17mm (H) × 5.17mm (V)
- Unit cell size: 3.275 μ m (H) × 3.275 μ m (V)
- Optical black: Horizontal (H) direction: Front 4 pixels, rear 48 pixels
Vertical (V) direction: Front 10 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 28
Vertical 1 (even fields only)
- Substrate material: Silicon

Super HAD CCD™


*Super HAD CCD is a trademark of Sony Corporation. Super HAD CCD is a CCD that drastically improves sensitivity by introducing newly developed semiconductor technology by Sony Corporation into Sony's high-performance HAD (Hole-Accumulation Diode) sensor.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

16 pin DIP (Plastic)

Optical black position
(Top View)

Block Diagram and Pin Configuration
(Top View)



Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
|---------|------------------|----------------------------------|---------|------------------|------------------------------------|
| 1 | V ϕ 4 | Vertical register transfer clock | 9 | V _{DD} | Supply voltage |
| 2 | V ϕ 3A | Vertical register transfer clock | 10 | GND | GND |
| 3 | V ϕ 3B | Vertical register transfer clock | 11 | ϕ SUB | Substrate clock |
| 4 | V ϕ 2 | Vertical register transfer clock | 12 | C _{SUB} | Substrate bias*1 |
| 5 | V ϕ 1A | Vertical register transfer clock | 13 | V _L | Protective transistor bias |
| 6 | V ϕ 1B | Vertical register transfer clock | 14 | ϕ RG | Reset gate clock |
| 7 | GND | GND | 15 | H ϕ 1 | Horizontal register transfer clock |
| 8 | V _{OUT} | Signal output | 16 | H ϕ 2 | Horizontal register transfer clock |

*1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1 μ F.

Absolute Maximum Ratings

| Item | | Ratings | Unit | Remarks |
|---------------------------------------|---|--------------|------|---------|
| Against ϕ SUB | V_{DD} , V_{OUT} , ϕ RG – ϕ SUB | –40 to +12 | V | |
| | $V_{\phi1A}$, $V_{\phi1B}$, $V_{\phi3A}$, $V_{\phi3B}$ – ϕ SUB | –50 to +15 | V | |
| | $V_{\phi2}$, $V_{\phi4}$, V_L – ϕ SUB | –50 to +0.3 | V | |
| | $H_{\phi1}$, $H_{\phi2}$, GND – ϕ SUB | –40 to +0.3 | V | |
| | C_{SUB} – ϕ SUB | –25 to | V | |
| Against GND | V_{DD} , V_{OUT} , ϕ RG, C_{SUB} – GND | –0.3 to +22 | V | |
| | $V_{\phi1A}$, $V_{\phi1B}$, $V_{\phi2}$, $V_{\phi3A}$, $V_{\phi3B}$, $V_{\phi4}$ – GND | –10 to +18 | V | |
| | $H_{\phi1}$, $H_{\phi2}$ – GND | –10 to +6.5 | V | |
| Against V_L | $V_{\phi1A}$, $V_{\phi1B}$, $V_{\phi3A}$, $V_{\phi3B}$ – V_L | –0.3 to +28 | V | |
| | $V_{\phi2}$, $V_{\phi4}$, $H_{\phi1}$, $H_{\phi2}$, GND – V_L | –0.3 to +15 | V | |
| Between input clock pins | Voltage difference between vertical clock input pins | to +15 | V | *2 |
| | $H_{\phi1}$ – $H_{\phi2}$ | –6.5 to +6.5 | V | |
| | $H_{\phi1}$, $H_{\phi2}$ – $V_{\phi4}$ | –10 to +16 | V | |
| Storage temperature | | –30 to +80 | °C | |
| Guaranteed temperature of performance | | –10 to +60 | °C | |
| Operating temperature | | –10 to +75 | °C | |

*2 +24V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.
+16V (Max.) is guaranteed for turning on or off power supply.

Bias Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
|----------------------------|------------------|-------|------|-------|------|---------|
| Supply voltage | V _{DD} | 14.55 | 15.0 | 15.45 | V | |
| Protective transistor bias | V _L | *1 | | | | |
| Substrate clock | φ _{SUB} | *2 | | | | |
| Reset gate clock | φ _{RG} | *2 | | | | |

*1 V_L setting is the V_{VL} voltage of the vertical transfer clock waveform, or the same voltage as the V_L power supply for the V driver should be used.

*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

DC Characteristics


| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
|----------------|-----------------|------|------|------|------|---------|
| Supply current | I _{DD} | | 6.5 | | mA | |

Clock Voltage Conditions


| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
|-----------------------------------|--|-------|------|-------|------|------------------|--|
| Readout clock voltage | V _{VT} | 14.55 | 15.0 | 15.45 | V | 1 | |
| Vertical transfer clock voltage | V _{VH1} , V _{VH2} | -0.05 | 0 | 0.05 | V | 2 | $V_{VH} = (V_{VH1} + V_{VH2})/2$ |
| | V _{VH3} , V _{VH4} | -0.2 | 0 | 0.05 | V | 2 | |
| | V _{VL1} , V _{VL2} , V _{VL3} , V _{VL4} | -8.0 | -7.5 | -7.0 | V | 2 | $V_{VL} = (V_{VL3} + V_{VL4})/2$ |
| | V _{φV} | 6.8 | 7.5 | 8.05 | V | 2 | $V_{φV} = V_{VHn} - V_{VLn} (n = 1 \text{ to } 4)$ |
| | V _{VH3} - V _{VH} | -0.25 | | 0.1 | V | 2 | |
| | V _{VH4} - V _{VH} | -0.25 | | 0.1 | V | 2 | |
| | V _{VHH} | | | 0.5 | V | 2 | High-level coupling |
| | V _{VHL} | | | 0.5 | V | 2 | High-level coupling |
| | V _{VLH} | | | 0.5 | V | 2 | Low-level coupling |
| | V _{VLL} | | | 0.5 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | V _{φH} | 3.0 | 3.3 | 3.6 | V | 3 | |
| | V _H L | -0.05 | 0 | 0.05 | V | 3 | |
| | V _{CR} | 0.5 | 1.65 | | V | 3 | Cross-point voltage |
| Reset gate clock voltage | V _{φRG} | 3.0 | 3.3 | 3.6 | V | 4 | |
| | V _{RGLH} - V _{RGLL} | | | 0.4 | V | 4 | Low-level coupling |
| | V _{RGL} - V _{RGLm} | | | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | V _{φSUB} | 21.5 | 22.5 | 23.5 | V | 5 | |

Clock Equivalent Circuit Constant

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
|---|----------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND | $C\phi V1A, C\phi V3A$ | | 390 | | pF | |
| | $C\phi V1B, C\phi V3B$ | | 1200 | | pF | |
| | $C\phi V2, C\phi V4$ | | 1500 | | pF | |
| Capacitance between vertical transfer clocks | $C\phi V1A2, C\phi V3A4$ | | 120 | | pF | |
| | $C\phi V1B2, C\phi V3B4$ | | 470 | | pF | |
| | $C\phi V23A, C\phi V41A$ | | 62 | | pF | |
| | $C\phi V23B, C\phi V41B$ | | 120 | | pF | |
| | $C\phi V1A3A$ | | 12 | | pF | |
| | $C\phi V1B3B$ | | 91 | | pF | |
| | $C\phi V1A3B, C\phi V1B3A$ | | 30 | | pF | |
| | $C\phi V24$ | | 91 | | pF | |
| | $C\phi V1A1B, C\phi V3A3B$ | | 30 | | pF | |
| Capacitance between horizontal transfer clock and GND | $C\phi H1$ | | 47 | | pF | |
| | $C\phi H2$ | | 47 | | pF | |
| Capacitance between horizontal transfer clocks | $C\phi HH$ | | 68 | | pF | |
| Capacitance between reset gate clock and GND | $C\phi RG$ | | 5 | | pF | |
| Capacitance between substrate clock and GND | $C\phi SUB$ | | 620 | | pF | |
| Vertical transfer clock series resistor | $R1A, R3A$ | | 56 | | Ω | |
| | $R1B, R3B$ | | 62 | | Ω | |
| | $R2, R4$ | | 91 | | Ω | |
| Vertical transfer clock ground resistor | R_{GND} | | 18 | | Ω | |
| Horizontal transfer clock series resistor | $R\phi H$ | | 5 | | Ω | |




Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions

(1) Readout clock waveform



(2) Vertical transfer clock waveform




$$V_{VH} = (V_{VH1} + V_{VH2})/2$$

$$V_{VL} = (V_{VL3} + V_{VL4})/2$$


$$V_{\phi n} = V_{VHn} - V_{VLn} \quad (n = 1 \text{ to } 4)$$

(3) Horizontal transfer clock waveform



Cross-point voltage for the $H\phi_1$ rising side of the horizontal transfer clocks $H\phi_1$ and $H\phi_2$ waveforms is V_{CR} . The overlap period for t_{wh} and t_{wl} of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is t_{wo} .

(4) Reset gate clock waveform



V_{RGLH} is the maximum value and V_{RGLL} is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, V_{RGL} is the average value of V_{RGLH} and V_{RGLL} .


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming V_{RGH} is the minimum value during the interval t_{wh} , then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

Negative overshoot level during the falling edge of RG is V_{RGLm} .

(5) Substrate clock waveform



Clock Switching Characteristics (Horizontal drive frequency: 18MHz)

| Item | Symbol | twh | | | twl | | | tr | | | tf | | | Unit | Remarks |
|---------------------------|--|--------------|------|------|------|------|------|------|------|------|------|------|---------|---------------------|----------------------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| Readout clock | V_T | 1.36 | 1.56 | | | | | | 0.5 | | | 0.5 | | μs | During readout |
| Vertical transfer clock | $V_{\phi 1A}, V_{\phi 1B}, V_{\phi 2}, V_{\phi 3A}, V_{\phi 3B}, V_{\phi 4}$ | | | | | | | | | | 15 | | 250 | ns | When using CXD1267AN |
| Horizontal transfer clock | During imaging | $H_{\phi 1}$ | 14 | 19.5 | | 14 | 19.5 | | 8.5 | 14 | | 8.5 | 14 | ns | $t_f \geq t_r - 2ns$ |
| | | $H_{\phi 2}$ | 14 | 19.5 | | 14 | 19.5 | | 8.5 | 14 | | 8.5 | 14 | | |
| | During parallel-serial conversion | $H_{\phi 1}$ | | 5.56 | | | | | 0.01 | | | 0.01 | | μs | |
| | | $H_{\phi 2}$ | | | | | 5.56 | | 0.01 | | | 0.01 | | | |
| Reset gate clock | ϕ_{RG} | 7 | 10 | | | 37 | | 4 | | | 5 | | ns | | |
| Substrate clock | ϕ_{SUB} | 1.7 | 3.6 | | | | | | | | | 0.5 | μs | During drain charge | |

| Item | Symbol | two | | | Unit | Remarks |
|---------------------------|--------------------------|------|------|------|------|---------|
| | | Min. | Typ. | Max. | | |
| Horizontal transfer clock | $H_{\phi 1}, H_{\phi 2}$ | 12 | 19.5 | | ns | |

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)




Image Sensor Characteristics


(Ta = 25°C)

| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |
|------------------------|--------------|------|------|------|------|--------------------|------------------------------|
| Sensitivity | S | 225 | 280 | | mV | 1 | 1/30s accumulation |
| Sensitivity comparison | RMgG | 0.77 | | 1.33 | | 2 | |
| | RYeCy | 1.17 | | 1.46 | | | |
| Saturation signal | Vsat | 420 | | | mV | 3 | Ta = 60°C |
| Smear | Sm | | -90 | -80 | dB | 4 | Frame readout mode, *1 |
| | | | -78 | -68 | | | High frame rate readout mode |
| Video signal shading | SH | | | 20 | % | 5 | Zone 0 and I |
| | | | | 25 | | | Zone 0 to II' |
| Dark signal | Vdt | | | 8 | mV | 6 | Ta = 60°C, 7.5frame/s |
| Dark signal shading | ΔVdt | | | 4 | mV | 7 | Ta = 60°C, 7.5frame/s, *2 |
| Lag | Lag | | | 0.5 | % | 8 | |


*1 After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation.

*2 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

Zone Definition of Video Signal Shading



Measurement System




Note) Adjust the amplifier gain so that the gain between [*A] and [*B], and between [*A] and [*C] equals 1.

Image Sensor Characteristics Measurement Method

◎ **Measurement conditions**

- 1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the G/Ye channel signal output or the Mg/Cy channel signal output of the measurement system.

◎ **Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals**



The complementary color filters of this image sensor are arranged in the layout shown in the figure on the left. For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.

Color Coding Diagram

These signals are processed to form the Y signal and chroma (color difference) signal as follows.

The approximation:

$$Y = \{G + Mg + Ye + Cy\} \times 1/4$$

$$= 1/4 \{2B + 3G + 2R\}$$

is used for the Y signal, and the approximation:

$$R - Y = \{(Mg + Ye) - (G + Cy)\}$$

$$= \{2R - G\}$$


$$B - Y = \{(Mg + Cy) - (G + Ye)\}$$

$$= \{2B - G\}$$

are used for the chroma (color difference) signal.

© Readout modes

The diagram below shows the output methods for the following two readout modes.



Note) Blacked out portions in the diagram indicate pixels which are not read out.

Output starts from the line 5 in high frame rate readout mode.

1. Frame readout mode

In this mode, all pixel signals are divided into two fields and output.

All pixel signals are read out independently, making this mode suitable for high resolution image capturing.

2. High frame rate readout mode

All effective area signals are output in 1/4 the period for frame readout mode by reading out two lines for every eight lines. The number of output lines is 325 lines.

This readout mode emphasizes processing speed over vertical resolution.

◎ Definition of standard imaging conditions

1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V_G , V_{Mg} , V_{Ye} and V_{Cy}) at the center of each G, Mg, Ye and Cy channel screen, and substitute the values into the following formulas.

$$V = (V_G + V_{Mg} + V_{Ye} + V_{Cy})/4$$

$$S = V \times \frac{100}{30} \text{ [mV]}$$

2. Sensitivity comparison

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the G/Mg/Ye/Cy channel signal output is 150mV, and then measure the Mg signal output (S_{Mg} [mV]) and G signal output (S_G [mV]), and the Ye signal output (S_{Ye} [mV]) and Cy signal output (S_{Cy} [mV]) at the center of the screen. Substitute the values into the following formulas.

$$R_{MgG} = S_{Mg}/S_G$$

$$R_{YeCy} = S_{Ye}/S_{Cy}$$

3. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the G/Mg/Ye/Cy channel signal output, 150mV, measure the minimum values of the G, Mg, Ye and Cy signal outputs.

4. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of the G/Mg/Ye/Cy channel signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (V_{sm} [mV]) independent of the G, Mg, Ye and Cy signal outputs, and substitute the values into the following formula.

$$S_m = 20 \times \log \left(\frac{Y_{sm}}{150} \times \frac{1}{500} \times \frac{1}{10} \right) \text{ [dB]} \text{ (1/10V method conversion value)}$$

5. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the G/Mg/Ye/Cy channel signal output is 150mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the G/Mg/Ye/Cy channel signal output and substitute the values into the following formula.

$$SH = (V_{max} - V_{min}) / 150 \times 100 [\%]$$

6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading


After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta V_{dt} = V_{dmax} - V_{dmin} [mV]$$


8. Lag

Adjust the G/Mg/Ye/Cy channel signal output generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

$$Lag = (V_{lag}/150) \times 100 [\%]$$



Drive Circuit




Notes)

Substrate bias control


1. The saturation signal level decreases when exposure is performed using the mechanical shutter, so control the substrate bias.
2. A saturation signal level equivalent to that for continuous exposure can be assured by connecting a 2.2kΩ grounding resistor to the CCD Csub pin.

Drive timing precautions

1. Blooming occurs in modes (monitoring, etc.) that do not use the mechanical shutter, so do not ground the connected 2.2kΩ resistor.
2. If is slow, so the internally generated voltage Vsub may not drop to a sufficiently low level if the substrate bias control signal is not set to high level 20ms before entering the exposure period and the 2.2kΩ resistor connected to the Csub pin is not grounded.
3. The blooming signal generated during exposure in mechanical shutter mode is swept by providing one field or more of idle transfer through vertical register high-speed sweep transfer from the time the mechanical shutter closes until sensor readout is performed. However, note that the VL potential and the φSUB pin DC voltage sag at this time.




Drive Timing Chart (Vertical Sequence) High Frame Rate Readout Mode → Frame Readout Mode/Electronic Shutter Normal Operation




Note) The B output signal contains a blooming component and should therefore not be used.

Drive Timing Chart (Vertical Sync) Frame Readout Mode




Drive Timing Chart (Vertical Sync) Frame Readout Mode




Drive Timing Chart (Vertical Sync) Frame Readout Mode


"c" Enlarged




Drive Timing Chart (Vertical Sync) High Frame Rate Readout Mode




Drive Timing Chart (Vertical Sync) High Frame Rate Readout Mode



Drive Timing Chart (Horizontal Sync) Frame Readout Mode



Drive Timing Chart (Horizontal Sync) High Frame Rate Readout Mode



Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensors.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Installing (attaching)

- a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



- b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.


- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

5) Others

- a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.

Package Outline Unit: mm

16pin DIP (450mil)



1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference.
3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
4. The center of the effective image area relative to "B" and "B'" is (H, V) = (6.1, 5.7) ± 0.15mm.
5. The rotation angle of the effective image area relative to H and V is ± 1°.
6. The height from the bottom "C" to the effective image area is 1.41 ± 0.10mm. The height from the top of the cover glass "D" to the effective image area is 1.94 ± 0.15mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.

PACKAGE STRUCTURE

| | |
|------------------|---------------|
| PACKAGE MATERIAL | Plastic |
| LEAD TREATMENT | GOLD PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE MASS | 0.90g |
| DRAWING NUMBER | AS-C2.2-01(E) |