# CXA1875AP/AM

## 8-bit D/A Converter Compatible with I2C Bus

#### **Description**

The CXA1875AP/AM is developed as a 8-bit 5 ch D/A converter compatible with I<sup>2</sup>C bus.

#### **Features**


- Serial control through I2C bus
- 4 built-in general purpose I/O ports (Digital I/O)
- I/O can be specified to respective ports independently
- Selection of 8 slave addresses possible through address select pins (3 pins)

#### **Applications**

I<sup>2</sup>C bus can control ICs that do not correspond to I<sup>2</sup>C bus by connecting the DC control pins of them.

#### Structure

Bipolar silicon monolithic IC



## **Absolute Maximum Ratings** (Ta=25°C)


Vcc	7	V				
Topr	-20 to +75	°C				
Tstg	-65 to +150	°C				
Allowable power dissipation						
PD	960	mW				
	Topr Tstg ation	Topr -20 to +75 Tstg -65 to +150 ation				

#### **Operating Conditions**


<ul> <li>Supply</li> </ul>	/ voltage	Vcc	5±0.5	,	V
<ul> <li>Opera</li> </ul>	ting temperature	Topr	-20 to +	75	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## **Pin Configuration (Top View)**



## **Block Diagram**



## **Pin Description**

No.	Symbol	Equivalent circuit	Description
1	SW1	Vçc	I/O pin for general purpose I/O port
2	SW0		VILmax: 1.5 V
9	SW2		VIHmin: 3 V
10	SW3	150	Volmax: 0.4 V
14	SDA	<b>*</b> • • • • • • • • • • • • • • • • • • •	SDA I/O pin for I <sup>2</sup> C bus
15	SCL	4.5k\$	
		Vcc	
3	DAC4	Vcc	
4	DAC3	<u> </u>	
5	DAC2	56 22k	D/A converter output pin
6	DAC1	₹20k	
7	DAC0		
		7 <del>//</del> 7	
8	GND		GND pin
0	GND		ΘΝΟ ΡΙΙΙ
		Vcc	Slave address input pin
11	SAD0	Vcc	Input at positive logic
12	SAD1	<b>*</b> 450	VILmax: 1.5 V
13	SAD2	150	VIHmin: 3 V
			VIIIIIIII. J V
		4.5k \$	
16	Vcc		Power supply pin

## Electrical Characteristics (Ta=25 °C, Vcc=5 V)

## D/A Converter Block

No.	Item	Symbol	Test circuit	Test contents	Min.	Тур.	Max.	Unit
1	Circuit current	Icc	1	DAC 0 to 4=127	6	9	12	mΑ

2	Differential linearity	DLE	1	V(DAC0 to 4=n+1)-V(DAC0 to 4=N) V(DAC0 to 4=191)-V(DAC0 to 4=63) N=0 to 127	-1	0	+1	LSB
3	Minimum output voltage	Vmin	1	DAC 0 to 4=0	0.1	0.4	0.7	V
4	Maximum output voltage	Vmax	1	DAC 0 to 4=255	4.3	4.6	4.9	V
5	Output current	lout	2	Current that can be flowed from Pins 3 to 7	-1		+1	mA
6	Output impedance	Zo	2	DAC 0 to 4=127, V(-1 mA) -V(1 mA) 2 mA	0	3	6	Ω

## SW, SAD Pins


No.	Item	Symbol	Text circuit	Test contents	Min.	Тур.	Max.	Unit
7	Low level input voltage	VIL	3	ST 0 to 3 an input voltage that turns to '0'	_	_	1.5	V
8	High level input voltage	ViH	3	ST 0 to 3 an input voltage that turns to '1'	3.0	_	_	V
9	Low level input current	lıL	3	Input current when 0.4 V is applied	-10	0	+10	μA
10	High level input current	Іін	3	Input current when 4.5 V is applied	-10	0	+10	μA
11	Low level input voltage	Vol	4	SW 0 to 3=1, Output voltage when 1 mA flows in	0	0.2	0.4	V

## I2C Bus Block Items (SDA, SCL)

No.	ltem	Symbol	Min.	Тур.	Max.	Unit
12	High level input voltage	ViH	3.0	_	5.0	V
13	Low level input voltage	VIL	0	_	1.5	V
14	High level input current	Іін	_	_	10	μA
15	Low level input current	liL	_	_	10	μA
16	Low level output voltage At 3 mA flow to SDA (Pin 14)	VoL	0	_	0.4	V
17	Maximum flowing current	loL	3	_	_	mA
18	Input capacitance	Cı	_	_	10	pF
19	Maximum clock frequency	fscL	0	_	100	kHz
20	Data change minimum waiting time	tBUF	4.7	_	_	μs
21	Data transfer start minimum waiting time	thd:sta	4.0	_	_	μs
22	Low level clock pulse width	tLOW	4.7	_	_	μs
23	High level clock pulse width	thigh	4.0	_	_	μs
24	Minimum start preparation waiting time	tsu:sta	4.7	_	_	μs
25	Minimum data hold time	thd:dat	5	_	_	μs
26	Minimum data preparation time	tsu:dat	250		_	ns
27	Rise time	tr			1	μs
28	Fall time	tr			300	ns
29	Minimum stop preparation waiting time	tsu:sto	4.7	_	_	μs


 $\mbox{I}^2\mbox{C}$  bus load conditions: Pull up resistance 4 k $\Omega$  (Connected to +5 V) Load capacitance 200 pF (Connected to GND)

## I<sup>2</sup>C Bus Control Signal




## **Electrical Characteristics Test Circuit**


#### Test circuit 1




#### Test circuit 2



## Test circuit 3




Test circuit 4



## Definition of I<sup>2</sup>C Register

## <Slave address>



## <Register table>

- With the IC reset all registers are reset to 0
- \*: Not defined
- x: Don't care
- Sub address is auto incremented
- It can be used as a 6-bit D/A converter by setting the lower two bits of DAC 0-4 registors to 0, but take care that the max. voltage of DA output will lower about 100 mV compared with the use of 8 bits.

## **Control Register**

Sub address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
××××× 000	REF	*	*	*	SW3	SW2	SW1	SW0
××××× 001				DAC	0 (8)			
××××× 010				DAC	1 (8)			
××××× 011				DAC	2 (8)			
××××× 100	DAC3 (8)							
××××× 101	DAC4 (8)							

## **Status Register**

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
PONRES	0	0	0	ST3	ST2	ST1	ST0

#### <Registers> In brackets ( ) number of bits

REF (1): Switches D/A converter reference voltage

0:Standardizes the inner regulator

1:Standardizes voltage resistance divided from Vcc

SW0 to 3 (1): Selects ON/OFF of Pins 1, 2, 9 and 10

(Each pin is the open collector output of NPN transistor)

0:OFF

1:ON

DAC0 to 4 (8): Digital data input register of D/A converter

0:Output voltage turns to minimum255:Output voltage turns to maximum

PONRES (1): Detects POWER ON RESET

0:Master passes from the bus and is reset to 0 after having read this status1:Set to 1 when power supply is turned on or when there has been a power dip

ST0 to 3 (1): Detects and registers the voltage condition of Pins 1, 2, 9 and 10

0:1.5 V and below


1:3.0 V and above

Note) SW0 to 3 effective during 0


## I<sup>2</sup>C Bus Signal

There are 2 signals in I<sup>2</sup>C bus. SDA (Serial DAta) and SCL (Serial Clock). SDA is double-way.


• As SDA is double-way it has 3 state outputs, H, L and HIZ.




• I<sup>2</sup>C transfer begins with Start Condition and ends with Stop Condition.




## • I<sup>2</sup>C data write (Write from I<sup>2</sup>C controller to IC)



• I2C data read (Read from IC to I2C controller)




## · Read timing



\* Data read is performed with SCL rise.

## **Application Circuit**




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


SONY


## Package Outline Unit: mm

## CXA1875AP

#### 16PIN DIP (PLASTIC)







Two kinds of package surface:

1.All mat surface type.

2.All mirror surface type.


#### PACKAGE STRUCTURE


DIP-16P-01
DIP016-P-0300
Similar to MO-001-AE


PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	1.0 g

## CXA1875AM

#### 16PIN SOP (PLASTIC)







#### PACKAGE STRUCTURE

SONY CODE	SOP-16P-L01
EIAJ CODE	SOP016-P-0300
JEDEC CODE	

I	PACKAGE MATERIAL	EPOXY RESIN
	LEAD TREATMENT	SOLDER PLATING
	LEAD MATERIAL	COPPER ALLOY
l	PACKAGE MASS	0.2g

Purchase of Sony's I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.