Recording Y/C Amplifier

Description

CXA1047M is a bipolar IC developed to process the recording signals (luminance/chroma signals) of 8 mm video's.

Features

- Recording Y(Luminance)/C(Chroma) signals can be processed by 1 chip IC.
- Built-in, DDS (Date Display System) and timing phase detector, circuits.
- Low power consumption 95 mW (Typ.) (during recording)
- Single supply voltage 5 V

Functions

Y clamp circuit, KNEE circuit, camera white clip, Y emphasis circuit, white clip circuit, dark clip circuit, FM modulater, chroma emphasis circuit, chroma AGC, MUTE circuit, DDS circuit. Timing phase detector circuit, 4.2 V regulator.

Structure


Bipolar silicon monolithic IC

Absolute Maximum Ratings (Ta = 25°C)


•	Supply voltage Operating temperature	Vcc	7.0	V
•	Operating temperature	Topr	-20 to +75	°C
•	Storage temperature	Tstg	-55 to +150	°C
•	Allowable power dissipation	PD	600	mW

Recommended Operating Condition

 Supply voltage VCC 4.5 to 5.5 	Supply voltage	VCC 4.5 to 5.5
---	----------------	----------------



Block Diagram



Pin Description and Equivalent Circuit

				Voltage	Description		
No.	Symbol	Equivalent Circuit	DC	AC	Description		
1	C IN	Vcc WWW WWW 1	2.8 V	420 mVp-p (Ref. level)	Down converted chroma (743 kHz) signal input pin.		
2	C GND	-	_	_	GND for chroma emphasis, chro- ma AGC and 4.2 V Reg.		
3	BPF	1.1K PR* Vcc W W W 3204 3204 77	2.35 V	-	BPF connecting pin for chroma emphasis.		
4	C AGC TC	PR* PR*	1.3 V	-	Time constant connecting pin for chroma AGC.		
5	с оит	Vcc ₹ PR* 1mA (1) (5)	2.4 V	420 mVp-p	Chroma signal output pin.		
6	REC	PR* 10K 47K \$ }	_	-	Control pin for REC/PB mode Vcc to 3.0 V: PB 1.0 V to GND: REC		
7	C AGC CONT	7 Vcc \$38K 7 × 46K	2.3 V	-	Chroma AGC level adjustment pin. By applying an external DC, AGC setting level can be varied.		
8	RF IN	B W PR* *PR\$	3.7 V	2.0VP-P	Playback RF signal input pin for Timing phase detector. (Track ad- justment, f3 detection)		

Note) PR indicates Protective Resistance (about 140Ω).

No	Symbol	Equivalent Circuit		Voltage					
No.	Symbol	Equivalent Circuit	DC	AC	Description				
9	V TH CONT	9 W PR*	1.3 V	_	Sets the peak level (VTH) of the peak detection circuit. By applying an external DC, VTH can be varied.				
10	ENV DET	10 PR*	4.4 V		Connects the time constant for the detection of the playback RF signal envelope.				
11	PEAK DET	Vec PR*	3.7 V	_	Connects the time constant for the peak detection of the playback RF signal envelope.				
12	TP DET	Vcc PR* \$40K	-	_	Peak detection output pin for the playback RF signal envelope.				
13	Vcc	_	_	<u> </u>	Supply pin				
14	RF OUT	1.7mA (14)	3.3 V	500 mVp-p	FM MOD output pin				
15	Y GN		-	_	GND for Y system amplifier, Y emphasis and DDS, timing phase detector circuits.				
16	MOD IN	PR P	2.1 V	-	FM MOD input pin (Current input). Imaginary-shorted to 2.1 V (VREG/2)				
17	EMPH OUT	Vec *PR** 17 5K** 17	2.1 V	250 mVp-p	Output pin of Y signal emphasis circuit.				

Note) PR indicates Protective Resistance (about 140Ω).

			V	oltage	Description		
No.	Symbol	Equivalent Circuit	DC AC		Description		
18	wc	30K\$ B	2.7 V	-	Sets the white clip level of Y signal. By applying an external DC, the white clip level can be varied.		
19	DC	2.75K 30K	1.9 V	-	Sets the dark clip level of Y signal. By applying an external DC, the dark clip level can be varied.		
20	DDS IN	20 PR* 47k	2.4 V	-	DDS signal input pin. An input level above 40 mVo-p is necessary.		
21	SYNC IN	21 PR* T		_	Composite sync input pin. H level: 3.5 V to Vcc L level: GND to 1.0 V		
22	YIN	Vcc PR*	2.1V	1.00 1.00 (100% white)	Input pin for Y signal from the camera system.		
23	CWC LEVEL	23 PR* \$18K \$66K	3.3 V	-	Sets the white clip level of the Y signal from the camera system. By applying an external DC, the white clip level can be varied.		
24	Y OUT	1.5mA(*) (24)	2.1 V	(100% white)	Output pin of Y signal (including DDS signal),		
25	EMPH IN	25 PR*	_	0.5V	Input pin of the Y signal emphasis circuit.		

Note) PR indicates Protective Resistance (about 140Ω).

No.	Sumbol	Equipplant Circuit		Voltage	
140.	Symbol	Equivalent Circuit	DC	AC	Description
26	SUB TC OUT	3.3K (26) 200µA	2.1 V	500 mVp-p	The time constant for the sub emphasis circuit of the Y signal emphasis circuit is connected.
27	SUB TC IN	② PR* L	_		The time constant for the sub emphasis circuit is connected. It is also the input pin of the sub emphasis limiter.
28	REG 4.2 V	_	4.2 V	_	Regulator (4.2 V) output pin.
29	MAIN TO OUT	PR*	2.1 V	250 mVp-p	The time constant for the main emphasis circuit of the Y signal emphasis circuit is connected. It is also the output pin of the Y signal emphasis circuit.
30	MAIN TC IN	30 PR*	_	-	The time constant for the main emphasis circuit is connected. It is also the input pin of the main emphasis amplifier.

Note) PR indicates Protective Resistance (about 140Ω).

SS
÷
<u>S</u>
9
۳
ဗ္ဗ
5
<u> </u>
ਹ
ā
8
Ξ
ซ
<u>ē</u>
Ш


5	Γ		∀	Τ.	Τ.	>	Ţ.	Τ.	Τ.	Iz	T &	T	Τ	Z	Z	Į, N	_	Д	<u> </u>
o.	<u> </u>	. Unit	mA	>		n V	<u> </u>	>	>	MHz	mVp.p		dB) MHz	MHz	kHz	Λm	Vp-p	1.05 Vp.p
 5		Typ. Max.	25	19.90		40	2.25	3.45	4.40	4.25	260	1 38	-37	1.50	1.10	9.1	0	1.25	1.05
၁၁/			19	2 00	2.10	0	2.0	3.2	4.20	4.2	200		-40	1.20	1.00	7.8		1.10	0.85
<u>ر</u> ان		Min.	13	1 80	1.95	-40	1.75	2.95	4.05	4.15	440			1.05	06.0	6.5	110	0.95	0.70 0.85
5°C				╁	1 -	+-	1-	1.64	4		┼	£	<u></u>	_	_			$\overline{}$	
$(Ta = 25^{\circ}C, Vcc = 5.0 V)$		testing method	4M.1 DC current test	Pin 24 DC test	+	Pin 17 DC-pin 16 DC	Pin 24 DC test	1	Pin 28 DC test	At V16, adjust pin 14 output to 4.2 MHz.	Pin 14 output level	Pin 14 output level. 20 log (T10/T9)	Pin 14 Second harmonic distortion (8.4 MHz) 20 log (TH/T9)	Pin 14 frequency variation when pin 25 DC is varied.	C Pin 14 frequency is set at V15. See AM2 details in Note 1.	MOD output frequency variation when a 30 Hz pulse is applied to MOD input.	Level difference between output and Input when I Vp-p (100% white) is input.		Output level when pin 23 DC is varied with 1.3 Vp-p (130% white) input.
		point चित्र		124	Ω	田	1	<u> </u>	9	O .	0	ပ	U	U U	ပန္	S S	10.10	IL,	ŢĽ.
	ditions	Signal												<u></u>		SG3	SG5 SG6		
	Bias conditions	Adjust								V ₁₆ (2.0V ₁₀)					$V_{15} \begin{pmatrix} 3.0V_{10} \\ 4.5V \end{pmatrix}$				
		보	٥					_											
		X 22	a	F	<u> </u>	<u> </u>	_	ļ 			<u> </u>								
		X7.	Р									· 7	Ą	a	Р		P		-
		X 2	U	10	0				<u> </u>								٩		
	s.	자 고 3	a o	F								-							- rd
	Conditions	13 I	(a)			,	<u> </u>	U	es es								70		
	Cond	X21	, m					ٿ									ָ '		
		X:	Orr		_								ļ <u>.</u>						
		보유	OH4		<u> </u>	!													
	_	X 6						<u> </u>											
ŀ	•	¥ ∞	ਲ	E		-									<u>-</u>				
		K 7	m													- Δ	res		
	SW	Ж9	Orr			-										 _			
ŀ	S	K 5	Р																
		X 4	0년년																
ĺ		Жĸ	٩									ια	q			_			-
S		X 2	q		_]
İsti		<u>х</u> -	요 교																-
racteri	Podery	Ġ.	Icc(REC)	V _{Y-DC}	. V 17	V17-16	SYNC(L)	SYNC(H)	VREG	Aro	$\rm V_{MOD}$	VMUTE(Y)	D2(MOD)	DEV(MOD)	L(MOD)	F _{HHS}	CWC(1)	CWC(2)	CWC(A1)
Electrical Characteristics	Tect item		Quiescent Current	Y output DC	Empha. OUT- MOD IN DC off- V ₁₇ set (1)	Empha. OUT- MOD IN DC off- V17-16 set (2)	SYNC Input level (Low)	SYNC Input level (High)	REG 4.2 V DC test	FM MOD carrier set	FM MOD output level	REC MUTE level (High)	FM MOD Second D2 (MOD) harmonicdistortion	FM MOD deviation	FM MOD Lineari L(MOD)	ННЅ	CWC characteris- CWC(1) tics (1)	CWC characteris- tics (2)	CWC level adjustment (1)
Ele	Test	ž		5	က	4	2	9	7	∞	6	10	11	12	13	14	15	16	17

Note 1) Assume current (AM-2) at 4.2 MHz to be I1 and current at 5.4 MHz to be I2. Assume frequency to be f with current I2 + (I2 - I1), to calculate (V15 in the range of 3.0 to 4.5V) f-5.4 MHz

	Unit	Vp-p	%	%	dB	dB	dB	dB	фВ	dB dB	dB dB	ф	фВ	dB	ф
		40 V	ļ	 -	75			ļ		ļ	ļ	 		9.0 d	
	Max.	5 1.40	250	110		8 15.8) 19.	5 18.1	5 25.5	4.0	- 38	0.7	2.6	<u> </u>	1.8
	Typ.	1.25	235	95	0	13.8	15.0 17.0 19.0	16.6	22.5	2.0		0.3	-1.4 0.6	-10.0	1.4
	Min.	1.10	220	08	-2.5	11.8	15.0	15.1	19.5	0.0		-0.1	-1.4	-11.0	1.0
	testing method	Output level when pin 23 is varied with 1.3 Vp-p (130% white)	Input level: 1 Vp-p (100	230, 150 Per	Pin 24 output level is taken as A and B respectively when f=100 kHz and 5 5 MHz. 20 log (B/A)	-3 dB (354 mVp-p), 2 MHz input Take the output as reference with -3 dB, 10 kHz input	- 10 dB (158 mVp-p), 2 MHz input Take the output as reference with - 10 dB, 10 kHz input.	-20 dB (=50 mVp-p), 500 kHz input Take the ouput as reference with -20 dB, 10 kHz input	-20 dB, 2 MHz input Take the output as reference with -20 dB, 10 kHz input	0 dB (=420 mVp-p), 743 kHz input. pin 5 output 20 log (T26/420 mV)	0 dB (=420 mVp-p), 743 kHz input pin 5 output 20 log (T27/T26)			1	With pin 1 – 10 dB, f=843 kHz input: The output level of pin 5 is compared with test item (No. 30) taken as reference.
Test		ഥ	Ω	Ω	ഥ	ы	ш	ED	ы	4	4	< −	A	V	A
itions	Signal source	SG5 SG6		 	SG7	SG8				SG1					_
Bias conditions	Adjust		V ₆ (2.4V10)	$V_7\left(\frac{1.7V}{2.1V}\right)$		V ₁₄ (2.35Vto)									
	Ж 19	q													
	쏙∺	а											-		
	저	p			•	၁									
	K 16	4	Ŋ		φ	C									
.	X.	þ	၁												
Conditions	77	þ			ပ	- ra									
, pu	Σ Ε	Þ		,	υ	a									
اتا	조2	a													
	ㅈ끄	Огі	oz		Orr	oz			,	0 F			****		
	보임	044	O		Orr	oz				OHH					
.	ኧሪ	Q	-			ros				q					
[⊻∞	В													
	ጸ~	а		<u> </u>											
SW	저 9	044													
	72	ą													
	ㅈ~	OFF										- :		-	
	Xε	ф						-			1 20	q	-		
	7 Z	Q.								В					
	ㅈ_	O H H								oz					
Symbol	Samés	CWC(A2)	Awc	Apc	Y rc	Y.EM(1)	Y-EM(2)	Y-EM(3)	Y.EM (4)	C-EM(1)	Ч жите(с)	C-EM (2)	C-EM (3)	C.EM (4)	C-EM (5)
Test item		CWC level adjust- ment (2)	White clip adjust- ment	Dark clip ad- justment	Y frequency characteristics	Y-pre Emphasis (1)	Y-pre Emphasis	Y-pre Emphasis (3)	Y-pre Emphasis (4)	Chroma Emphasis C-EM(1)	REC input MUTE VMUTE(C)	Chroma Emphasis C-EM(2)	Chroma Emphasis C-EM(3)	Chroma Emphasis C.EM (4)	Chroma Emphasis (5)
		ÜΕ	3 E	ı.	7 3					<u></u>	<u> </u>	08	<u>၂၀ဗ</u> ျ	<u> </u>	<u> </u>

г		1	<u> </u>	T	2	ع ۱			_ a.	T ==	1 >	1 4
	Unit	gp P	g	dB	460 шVрр	470 імУрр	шУрр	360 шVрр	МУРР	300 mVp-p	(Low)	110 mVpp
	Typ. Max. Unit	5.4	-21.0 -20.0 -19.0	8.1		470	580	360	330	300	0.5	110
	Тур.	3.4	-20.0	6.1	410	420	200	310	280	250		80
	Min.	1.4	-21.0	4.1	360	370	420	260	240	200	5.4	50
Output waveform and		With pin 1 - 10 dB, f=1243 kHz input: The output level of pin 5 is compared with test item (No. 30) taken as reference	With pin 1 - 20 dB (=42 mVp-p), f=743 kHz input: The output level of pin 5 is compared with test item (No. 26) taken as reference	With pin 1 - 20 dB, f=1243 kHz input: The output level of pin 5 is compared with test item (No. 33) taken as reference	The output of pin 5, when CR time constant is connected to pin 4 and 420 mVp-p f=743 kHz is input to pin 1	The output of pin 5, when under test conditions of test item No. 35, 630 mVp-p f=1243 kHz is input to pin I	The output of pin 5, when under test conditions of test item No. 35	The output of pin 5, when under test conditions of test item No. 35. 3.95 V DC is applied to pin 7.	The output level of pin 24 when a square waveform of 1 MHz, 80 mVp-p is input to pin 20.	v	An quasi-RF signal level (difference 50 mV) is input to pin 8. The High, Low DC level of the square waveform output of pin 12 at that time.	The level difference of the RF signal when a square waveform appears at pin 12. 3 VDC is applied to pin 9 and a quasi-RF signal is input to pin 8.
Test	-	A	- K	- A	٧_	Α	⋖	4	ഥ	[I4	В	m
ditions	Signal source	SG1							SG4		SG2	<u> </u>
Bias conditions	Adjust											
	K 19	q										
	K 18	a	-									
	K K 16 17	၁										
	K 16	د						,	p		3	
l i	K 15	c										
s	K 14	ď										
Conditions	13	- ra										
Ö	K K 12 13	ra							<u></u>		ಡ	
	×Ξ	OHH					——··-					
	X5	OFF										
	Же	ra										
	₹ ∞	rg .										
	×~	n										
	~ -	OFF	•									OZ
SW	7,5					·		Q				
	자 4	OHE.			-		OZ.		O F			
	×κ	۰								70.		
	X 72	42			-Q							
	X-	oz -							<u>О</u> ГГ			
<u> </u>		 -i		- 	===	53	(1)	- 2				
Symp	6	C-EM (6)	C.EM(C-EM(C.AGC(C-AGC(2)	C.AGC(A	C-AGC(A2)	V _{тн(ФФS)}	V _{o(DDS)}	TA-C	TA-A
Test item		Chroma Emphasis (6)	Chroma Emphasis C.EM (7)	Chroma Emphasis C-EM (8)	Chrona AGC Characteristics (1)	Chroma AGC Characteristics (2)	Chroma AGClevel CAGC(A1) adjustment (1)	Chroma AGClevel adjustment (2)	DDS switching voltage	DDS output level V _{Q(DDS)}	Timing phase de- tector characteris- tics	Timing phase de- tector level adjust- TA-A ment
Test	o Z	32	33	34	35	36	37	38	39	40	41	42


Electrical Characteristics Test Circuit



Description of Functions

1. Y clamp circuit

The Y signal sync tip level is clamped at 2.1 VDC. At that time it is necessary to input COMP sync to the sync IN of pin 21.



Y clamp circuit

COMP sync

L level: 0 V to 1.0 V


H level: 3.5 V to Vcc

2. KNEE and CWC (Camera White Clip) Circuit

When the reference level (from the Y signal sync tip level to the white peak) is set to 1.0 V (100% white), a signal of 1.3 V maximum (130%) is input. There to prevent over modulation, it is necessary to control the white peak level at the CWC circuit. Also, to preserve the high luminance tone, soft limiter characteristics are maintained at the KNEE circuit.

3. Y Emphasis circuit

Here is shown the structure of Y-Emphasis circuit for CXA1047M.




Y-Emphasis circuit

Sub Emphasis Transfer Function H(S)SUB is as follows:

$$H(S)_{SUB} = 1 + (1 - \frac{1}{1 + SC_1R_1}) G = \frac{1 + SC_1R_1(1 + G)}{1 + SC_1R_1}$$

Here, in amplifier G, by providing non linear characteristics where the gain varies according to the input level, the sub emphasis transfer function H(S)SUB achieves non linear emphasis characteristics. Sub emphasis characteristics are shown in the figure below.



Sub emphasis characteristics


Main emphasis transfer function H(S)MAIN is as follows:

$$H\left(S\right)_{\text{main}} = \frac{1 + SC_{2}\left(R_{2} + R_{3}\right)}{1 + SC_{2}R_{3}}$$

Accordingly the total Y-emphasis characteristics become:

$$H(S)_{EMP} = \frac{\{1 + SC_1R_1(1+G)\}\{1 + SC_2(R_2+R_3)\}}{(1 + SC_1R_1)(1 + SC_2R_3)}$$

The frequency response of Y-emphasis is shown in the figure below.



Y-Emphasis characteristics

When $C_2(R_2 + R_3) > C_1R_1(1 + G) > C_2R_3 > C_1R_1$

The Y-emphasis circuit reference input level is set to 500 mVp-p and at that time the output level is 250 mVp-p.

4. White Clip Circuit (WC) and Dark Clip Circuit (DC)

The output signal of the Y-emphasis circuit features a spike wave at the signal's rising or falling edge.


There may generate over modulation.

In the WC and DC circuits, a diode limiter is used to determine the DC clip level of the Y-emphasis output signal. Also by applying an external DC, the clip level can be varied.

5. FM Modulator

The CXA1047M FM modulator consists of a current controlled oscillator.


The modulator input (pin 16) is imaginary-shorted to VREG/2 ($\rightleftharpoons 2.1 \text{ V}$) under a low input impedance. The bias current for carrier (fo), the modulation signal current and HHS (1/2 fh shift) current are added to input.



At the figure, (FM modulator) the carrier bias current IO can be adjusted through RV2,. Also, the level (deviation) of signal current Δi can be set with RV1. The HHS current (IHHS) is determined through R1 R2, and RF SWP level.

The FM modulator control sensitivity of CXA1047M amounts to about 15 kHz/µA.

6. Chroma Emphasis




The down converted chroma signal is applied to the chroma Emphasis input, and the amount of emphasis diminishes around fsc (color sub carrier frequency: 743.444 kHz) as it is distanced from fsc, the amount of emphasis grows.

The above figure shows the structure of the chroma emphasis. By using the 743 kHz Trap, the amount of emphasis around fsc is controlled, and LIM (limiter) realizes the non linear characteristics.

7. Chroma AGC

Chroma AGC Input/Output characteristics are shown in the Figure below.



Chroma AGC Characteristics

By applying DC to pin 7, AGC setting level can be varied.


For the AGC setting level, assuming DC of pin 7 is V7, the following relation is obtained.

AGC setting level (output, p-p) =
$$V7\frac{30}{170}$$

8. DDS (Date Display System) Circuit

The DDS circuit serves to input the date and other information.


When DDS signal is input, Y signal and DDS signal are switched and DDS signal is output at Y OUT. The Y/DDS signal switching is executed at the DDS signal itself, and a signal level above 40 mVp-p is necessary. The relation between the DDS input level and output level is shown in the figure below.




9. Timing Phase Detector Circuit

The timing phase detector circuit executes envelope wave detection and peak wave detection for

- 1) Timing phase detection for the track adjustment using slow playback.
- 2) Phase adjustment of ATF PILOT signal.




The envelope wave detection circuit detects the lower side envelope of input RF signal. The peak detection circuit detects the level difference VD of the envelope wave detection output. By applying DC to pin 9 the difference detection level (VTH) can be varied. However when pin 9 is open (it is internally biased to 1.3 V), VTH becomes 50 mV, and with a signal where the difference exceeds 50 mV, TP DET output is obtained.




Application Circuit


KNEE and CWC characteristics




FM MOD Oscillation frequency temperature characteristics




Chroma AGC I/O characteristics (Including chroma emphasis)



FM MOD Oscillation frequency characteristics



FM MOD Oscillation frequency supply voltage characteristics



Y-Emphasis characteristics

