

CXA1782CQ/CR

RF Signal Processing Servo Amplifier for CD players

Description

The CXA1782CQ/CR is a bipolar IC with built-in RF signal processing and various servo ICs. A CD player servo can be configured by using this IC, DSP and driver.

Features


- Low operating voltage (Vcc VEE = 3.0 to 11.0V)
- Low power consumption (39mW, Vcc = 3.0V)
- Supports pickup of either current output, voltage output
- Automatic adjustment comparator for tracking balance gain
- Single power supply and positive/negative dual power supplies

Applications

- RF I-V amplifier, RF amplifier
- · Focus and tracking error amplifier
- APC circuit
- Mirror detection circuit
- · Defect detection and prevention circuits
- Focus servo control
- Tracking servo control
- Sled servo control
- Comparators of tracking adjustment for balance and gain

Structure

Bipolar silicon monolithic IC



Absolute Maximum Ratings (Ta = 25°C)

 Supply voltage 	Vcc	12	V
Operating temperature	Topr	-20 to +75	°C
 Storage temperature 	Tstg	-65 to +150	°C
 Allowable power dissipation 	ation		
PD	833 (0	CXA1782CQ)	mW
	457 (0	CXA1782CR)	mW


Recommended Operating Condition

Operating supply voltage

Vcc – VEE 3.0 to 11.0 V

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



- The switch state in Block Diagram is for initial resetting.
- \bullet Switch turns to \circ side for 1 and to \bullet side for 0 in Serial Data Truth Table.
- DFCT switch turns to side when defect signal generates for DEFECT = E in Serial Data Truth Table.
- TG1 switch turns to o side and TG2 switch is left open when TG1 and TG2 (address 1 : D3) is 1.

Pin Description

Pin No.	Symbol	I/O	Equivalent circuit	Description
1	FEO	0	$\begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & & & $	Focus error amplifier output. Connected internally to the FZC comparator input.
2	FEI	I		Focus error input.
3	FDFCT	I		Capacitor connection pin for defect time constant.
4	FGD	I	(4) ↓ 147 ↓ 147 ↓ 147 ↓ 147 ↓ 147 ↓ 147 ↓ 130k ↓ 20µ	Ground this pin through a capacitor when decreasing the focus servo high-frequency gain.
5	FLB	I		External time constant setting pin for increasing the focus servo low-frequency.
6	FE_O	0		Focus drive output.
13	TA_O	ο		Tracking drive output.
16	SL_O	ο	250μ	Sled drive output.
7	FE_M	I	7 ↓ 90k 147 ↓ 90k ↓ 50k ↓ ↓	Focus amplifier inverted input.

Pin No.	Symbol	I/O	Equivalent circuit	Description
8	SRCH	I	8 147 147 50k € ↓ ↓ 11µ	External time constant setting pin for generating focus servo waveform.
9	TGU	I	(9) → W → S 82k	External time constant setting pin for switching tracking high-frequency gain.
10	TG2	I	$10 + 470k \leq 1 + 2\mu$	External time constant setting pin for switching tracking high-frequency gain.
11	FSET	I	147k 147k ↓ 147k ↓ 15k ↓ 15k	High cut-off frequency setting pin for focus and tracking phase compensation amplifier.
12	TA_M	I	147 12 ↓ 147 ↓ 11µ	Tracking amplifier inverted input.
14	SL_P	I		Sled amplifier non-inverted input.
15	SL_M	I		Sled amplifier inverted input.

Pin No.	Symbol	I/O	Equivalent circuit	Description
17	ISET	I		Setting pin for Focus search, Track jump, and Sled kick current.
19	CLK	Ι	Δ Δ 15μ	Serial data transfer clock input from CPU. (no pull-up resistance)
20	XLT	Ι		Latch input from CPU. (no pull-up resistance)
21	DATA	I	$ \begin{array}{c} 19\\ 20\\ \hline 147\\ \hline 147\\ \hline 1k\\ \hline 1\\ \hline 1\\ \hline 1\\ \hline 1\\ \hline 1\\ \hline 1\\ \hline $	Serial data input from CPU. (no pull-up resistance)
22	XRST	I		Reset input; resets at Low. (no pull-up resistance)
23	C. OUT	0		Track number count signal output.
24	SENS	0		Outputs FZC, DFCT, TZC, gain, balance, and others according to the command from CPU.
25	FOK	0	25 147 25 147 20k 40k 100k	Focus OK comparator output.
26	CC2	Ι		Input for the DEFECT bottom hold output with capacitance coupled.
27	CC1	0		DEFECT bottom hold output.
28	СВ	I		Connection pin for DEFECT bottom hold capacitor.

Pin No.	Symbol	I/O	Equivalent circuit	Description
29	СР	I		Connection pin for MIRR hold capacitor. MIRR comparator non-inverted input.
30	RF_I	I		Input for the RF summing amplifier output with capacitance coupled.
31	RF_O	0		RF sunning amplifier output. Eye-pattern check point.
32	RF_M	I		RF summing amplifier inverted input. The RF amplifier gain is determined by the resistance connected between this pin and RFO pin.
33	LD	Ο		APC amplifier output.
34	PHD	I	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \\ \end{array} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \\ \end{array} \\ \end{array} \\ \\ \end{array} \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\$	APC amplifier input.
35 36	PHD1 PHD2	I	35 36 ↓ 147 ↓ 10k ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	RF I-V amplifier inverted input. Connect these pins to the photo diode A + C and B + D pins.

Pin No.	Symbol	I/O	Equivalent circuit	Description
37	FE_BIAS	I	$37 + 164k + 25p + 8\mu$	Bias adjustment of focus error amplifier.
38 39	F E	I	(38)	F I-V and E I-V amplifier inverted input. Connect these pins to photo diodes F and E.
40	EI		40 40 40 40 40 40 40 40 40 40	I-V amplifier E gain adjustment. (When not using automatic balance adjustment)
42	TEO	ο	(42)	Tracking error amplifier output. E-F signal is output.
43	LPFI	I		Comparator input for balance adjustment. (Input from TEO through LPF)

Pin No.	Symbol	I/O	Equivalent circuit	Description
44	TEI	I		Tracking error input.
47	TDFCT	I		Capacitor connection pin for defect time constant.
45	ATSC	I	(45)	Window comparator input for ATSC detection.
46	TZC	I	46 ↓ 10k ↓ 75k ↓ 10k ↓ 10k ↓ 10k ↓ 10k	Tracking zero-cross comparator input.
48	VC	ο	48 120 48 VC VC	(Vcc + VEE)/2 DC voltage output.


(VCC = 1.5V, VEE = -1.5V, Ta = 25°C)

Inditions Ratings Min. Typ. Max. Min. Typ. Max. 10 14 20 -20 -14 -10 -20 -14 -10 -50 0 50 -50 0 50 -50 0 50 -51 28.1 31.1 1.2 1.2 1.3 -50 0 50 25.1 28.1 31.1 1.2 1.2 1.3 -12 0 0 33.0 -12 1.2 33.0 33.0 -12 1.2 33.0 33.0 -12 1.3 1.1 31.3 -13 1.2 33.0 33.0 -13 1.3 1.3 -1.0 -14 1.0 1.3 -1.3 0 -13 1.3 -1.3 0 -2.3 -1.3 <t< th=""><th></th><th>ţ</th><th></th><th>ШA</th><th>ШA</th><th>2</th><th>dВ</th><th>></th><th>></th><th>>m</th><th>dB</th><th>В</th><th>dВ</th><th>></th><th>></th><th>ک سر</th><th>В</th><th>dВ</th><th>В</th><th>dB</th><th>dB</th><th>В</th><th>dВ</th></t<>		ţ		ШA	ШA	2	dВ	>	>	>m	dB	В	dВ	>	>	ک سر	В	dВ	В	dB	dB	В	dВ
		_					<u>.</u>		0.3		3.0	3.0	0.0		1.0		.5	.33	.93	69.	4.0	7.0	o,
A seconditions 1 2 3 4 6 7 8 7 1 </td <td>-</td> <td>sbi</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td>	-	sbi								-													
$ \begin{array}{ $?	Ratin	Typ	14	114	0	28.	1.3	0; 0	0	30.(30.(0	1.3	1	0	3.5				2.4	0.4	0.7
			Min.	10	-20	-20	25.1	1.2	1	-120	27.0	27.0	-3.0	1.0	Ι	-25	0.5	-2.33	-3.93	-6.69	-0.6	0.1	0.4
Image: constraint of the state of	(AC:						1kHz input ratio	V1 = 100mVDC	V1 = -100mVDC		V1 = 1kHz I/O ratio	V1 = 1kHz I/O ratio		V1 = 100mVDC	V1 = 100mVDC		V1 = 1kHz TOG1, 2, 3: OFF	V1 = 1kHz TOG1: ON Reference to F0	V1 = 1kHz TOG2: ON Reference to F0	V1 = 1kHz TOG3: ON Reference to F0	V1 = 1kHz TOG1, 2, 3: 0FF	V1 = 1kHz BAL1: ON Reference to E ⁰	V1 = 1kHz BAL2: ON Reference to E ⁰
High O		Aeasure-	nent pin	18	41	31				-					->	42							
Image: constraint of the state of				RST												-	ЗF	3Е	3D	3B	37	36	35
1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 1 0 0 0 1 1 1 1 13 14 15 16 1 1 1 1 1 1 1 1 15 16 1 0 1			-	_																			
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 High 0 0 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 High 0 0 1			17																				
1 2 3 4 5 6 7 8 9 10 11 12 13 14 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1 0 1 </td <td></td> <td></td> <td>16</td> <td></td>			16																				
Image: condition of the set of t			15																				
Image: conditional stress of the st			14																				
1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 5 6 7 8 9 10 11 1 2 3 4 5 6 7 8 9 10 11 1 0 1 <			13																				
1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 High 0 0 0 1 </td <td></td> <td></td> <td>12</td> <td></td>			12																				
1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 0 0 0 1 1 1 1 1 1 1		su	1																				
1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 0 0 0 1 1 1 1 1 1 1		ditio	10																				
1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 0 0 0 1 1 1 1 1 1 1		V cor	ი																				
1 2 1 2 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5		SV	8																				
1 2 1 2 3 4 5 1 2 3 4 5 3 4 5 1 2 3 1 2 3 4 5 3 1 1 1 1 1 1 1 1 3 4 5 3 1 1 1 1 1 1 1 1 1 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 3 4 5 5 3 4 5 5 3 4 5 5 3 4 5			7																				
1 1 2 3 1 2 1 2 3 1 2 2 3 4 1 2 2 3 4 1 2 2 3 4 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1<			9																				
			5																				
1 2 1 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2			4																		0	0	0
			б														0	0	0	0			
			2				0		0			0		0									
T1 Item T1 Current consumption 1 T2 Current consumption 2 T3 Offset T4 Max.output voltage-High T6 Max.output voltage-High T1 Voltage gain 1 T1 Voltage gain 5 T1 Voltage gain 6 T1 Voltage gain 7 T1 Voltage gain 6 T1 Voltage gain 7 T1 Voltage gain 6 T1 Voltage gain 7 Voltage gain 6 Voltage gain 7			~				0	0			0				0								
1 1 <td></td> <td>****</td> <td></td> <td>urrent consumption 1</td> <td>urrent consumption 2</td> <td></td> <td></td> <td></td> <td></td> <td>Offset</td> <td></td> <td></td> <td></td> <td></td> <td>Max. output voltage-Low</td> <td>Offset</td> <td>Voltage gain Fo</td> <td>Voltage gain F1</td> <td></td> <td></td> <td>Voltage gain Eo</td> <td>Voltage gain E1</td> <td>Voltage gain E2</td>		****		urrent consumption 1	urrent consumption 2					Offset					Max. output voltage-Low	Offset	Voltage gain Fo	Voltage gain F1			Voltage gain Eo	Voltage gain E1	Voltage gain E2
11 12 12 12 13 14 15 16 170 171 <t< td=""><td></td><td></td><td></td><td>0</td><td></td><td>L I</td><td> </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>				0		L I	 																
				되	Т2	Т3	T4	T5	T6	1	T8	Т9	T10	T11	T12	T13	T14	T15	T16	T17	T18	Т19	T20


ti L		dB	>	>	> u<	> u<	> u<	۲ ۲	> E	dB	dB	В	>	>	۲ ۲	> u<	> u<	dB	dB	dВ	>
	Max.	1.68		-0.5	-480	380	1120	500	100	24	53	-35		-1.0	-360	640	265 1	17.6	20.1	-39	
gs					1	с С	÷	5	-			1									
Ratings	Typ.	1.38	0.6	-0.6						21.0	51		1.3	-1.3	-500	500	225	14.6	18.1		1.3
	Min.	1.08	0.5	I	006-	006-	-180	-200	-100	18	49		1.0	I	-640	360	185	12.25	16.1		1.0
Measurement conditions		V1 = 1kHz BAL3: ON Reference to E ⁰	V1 = 1Vbc BAL2: ON	V1 = 1Vbc BAL2: ON	V2 = 120mV	V2 = 145mV	V2 = 170mV	0.8mA sink			T29 + T8 (or T9)	Output gain difference between SD = 00 and SD = 08.	V1 = 200mVbc	V1 = -200mVbc			Pin 1 threshold (preliminary)		T37 + T14	Output gain difference between $SD = 20$ and $SD = 25$.	V1 = -0.5Vpc
Measure-	ment pir	42		-	33				48	9							24	13			
, C		33	ЗF	ЗF						08		00	08	08	02	03	00	25			
	18																				
	17				0	0	0	0													
	16							0													
	15																				
	3 14																				
	2 13																				0
	1 12																				
tions	0 11											0	0	0							
SW conditions	9 10								0	0		0	0	0							
SW 0	8 9								0												
	7 8																				
	. 9																	0		0	0
	5																	-			
	4	0		0																	
	3		0																		
	2																				
	-																0				
4 		Voltage gain E3	Max. output voltage-High	Max. output voltage-Low	Output voltage 1	Output voltage 2	Output voltage 3	Output voltage 4	Center amplifier output offset	DC voltage gain	FCS total gain	Feed through	Max. output voltage-High	Max. output voltage-Low	Search voltage (–)	Search voltage (+)	FZC threshold	DC voltage gain	TRK total gain	Feed through	Max. output voltage-High
<u> </u>		plifier				C							vəs s							ERK se	
		Т21	T22	T23	T24	T25	Т26	T27	Т28	T29	T30	Т31	T32	T33	Т34	T35	Т36	T37	Т38	Т39	T40

11 12 13 14 15 16 17 18 ^{3U} ment pin 0 0 25 13
25
2C
28
25 10
25
25 24
30
0 38
0
0 25 16
50 0
0 25
•
23
22
0 14 23
0
•
10 24
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>






Application Circuit (Dual ±5V power supplies)



Application Circuit (Single +3V power supply)




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Description of Functions

RF Amplifier


The photo diode currents input to the input pins (PD1 and PD2) are each I-V converted via a $58k\Omega$ equivalent resistor by the PD I-V amplifiers. these signals are added by the RF summing amplifier, and the photo diode (A + B + C + D) current-voltage converted voltage is output to the RFO pin. An eye-pattern check can be performed at this pin.



The low frequency component of the RFO output voltage is $V_{RFO} = 2.2 \times (V_A + V_B) = 127.6 k\Omega \times (iPD1 + iPD2)$.

Focus Error Amplifier

The focus error amplifier calculates the difference between output VA and VB of the RF I-V amplifier, and output current-voltage converted voltage of the photo diode (A + C - B - D).




The FEO output voltage (low frequency) is $V_{FEO} = 5.4 \times (V_A - V_B) = (iPD2 - iPD1) \times 315 k\Omega$.

Be aware that the rotation of the focus bias volume has reversed for the usual CD RF IC.

Tracking Error Amplifier

The photo diode currents input to E and F pins are each current-voltage converted by the E I-V and F I-V amplifiers.



The CXA1782 tracking block has built-in circuits for balance and gain adjustments to enable software-based automatic adjustment.


The balance adjustment is performed by varying the combined resistance value of the T-configured feedback resistance at E I-V AMP.

F I-V AMP feedback resistance =
$$R_{F1} + R_{F2} + \frac{R_{F1} \times R_{F2}}{R_{F3}} = 403k\Omega$$

E I-V AMP feedback resistance = $R_{E1} + R_{E2} + \frac{R_{E1} \times R_{E2}}{R_{E3}}$

Vary the value of RE3 in the formula above by using the balance adjustment switches (BAL1 to BAL3). For the gain adjustment, the TE AMP output is resistance-divided by the gain adjustment switches (TOG1 to TOG3), and it is output at Pin 42.

These balance and gain adjustment switches are controlled through software commands.



Tracking Automatic Adjustment for Gain/Balance

The CXA1782 has balance control, gain control, and comparator circuits required to perform tracking automatic adjustment. LPF is set externally at approximately 100Hz.

Balance adjustment

This adjustment is performed by routing the tracking error signal (TE signal) through the LPF, extracting the offset DC, and comparing it to the reference level.

However, the TE signal frequency distribution ranges form DC to 2kHz. Merely sending the signal through the LPF leaves lower frequency components, and the complete DC offset can not be extracted. To extract it, monitor the TE signal frequency at all times, and perform adjustment only when, a frequency that can lower a sufficient gain appears on the LPF. Use the C. OUT output to check this frequency.

• Gain adjustment

This adjustment is performed by passing the TE signal through the HPF and comparing the AC component to the reference level. The HPF signal is implemented by taking the difference between the TE signal and the LPF component input to Pin 43.


The comparison signal is output from Pin 24 (SENS). Address 3 selects the automatic adjustment comparator output, and HPF for data (D3) = 1 or LPF for data (D3) = 0 is selected.

• The anti-shock circuit always operates in the CXA1782 so that TG1 and TG2 (address 1 : D3) should be set to 1 for tracking adjustment to prevent this effect.

When the anti-shock function is not used, Pin 45 (ATSC) should be fixed to VC.


Center Voltage Generation Circuit

(Single voltage application; Connect to GND when it's positive/negative dual power supplies.) Maximum current is approximately ± 3 mA. Output impedance is approximately 50Ω .




APC Circuit

When the laser diode is driven with constant current, the optical output possesses large negative temperature characteristics. Therefore, the current must be controlled with the monitor photo diode to ensure the output remains constant.



Focus Servo



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a $68k\Omega$ resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal $100k\Omega$ resistance and the capacitance connected to Pin 3. When this DFCT prevention circuit is not used, leave Pin 3 open. The defect switch operation can be enabled and disabled with command.

The capacitor connected between Pin 5 and GND is a time constant to raise the low frequency in the normal playback state.


The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of 510Ω is connected to Pin 11.

The focus search height is approximately ± 1.1 Vp-p when using the constants indicated in the above figure. This height is inversely proportional to the resistance connected between Pin 17 and VEE. However, changing this resistance also changes the height of the track jump and sled kick as well.

The FZC comparator inverted input is set to 15% of Vcc and VC (Pin 48); (Vcc - VC) \times 15%.

* 510k Ω resistance is recommended for Pin 11.

Tracking Sled Servo



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 9 and 10 is a time constant to decrease the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a $510k\Omega$ resistance connected to Pin 11. In the CXA1782, TG1 and TG2 are inter-linked switches.

To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage = TM3 (or TM4) current \times feedback resistance value The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;


Sled kick peak voltage = TM5 (or TM6) current × feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and VEE. When this resistance is $120k\Omega$:

TM3 (or TM4) = $\pm 11\mu$ A, and TM5 (or TM6) = $\pm 22\mu$ A.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance ($100k\Omega$) and the capacitance connected to Pin 47.

Focus OK Circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.


The HPF output is obtained at Pin 30 from Pin 31 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when $V{\mbox{\scriptsize RFI}}-V{\mbox{\scriptsize RFO}}\approx-0.37V.$

Note that, C5 determines the time constant of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

DEFECT Circuit


After the RFI signal is reverted, two time constants, long and short, are held at bottom. The short time constant bottom hold responds to 0.1ms or greater disc mirror defects, and the long time constant bottom hold holds the pre-defect mirror level. By differentiating and level-shifting these constants with capacitor coupling and comparing both signals, the mirror defect detection signal is generated.



Mirror Circuit

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

The peak and bottom holds are both held through the use of a time constant. For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



The DC playback envelope signal J is obtained by amplifying the difference between the peak and bottom hold signals H and I. Signal J has a large time constant of 2/3 its peak value, and the mirror output is obtained by comparing it to the peak hold signal K. Accordingly, when on the disc track, the mirror output is Low; when between tracks (mirrored portion), it is High; and when a defect is detected, it is High. The mirror hold time constant must be sufficiently large compared with the traverse signal.

In the CXA1782, this mirror output is used only during braking operations, and no external output pin is attached. Accordingly, when connecting DSP such as the CXD2500 with MIRR input pin, input the C. OUT output to the MIRR input of the DSP.

Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1782 can be broadly divided into four groups ranging in value from \$0X to \$3X.

1. **\$0X** ("FZC" at SENS pin (Pin 24))

These commands are related to focus servo control.

The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	DEFECT	FS2	FS1

Four focus-servo related switches exist: FS1, FS2, FS4, and DEFECT corresponding to D0 to D3, respectively.

\$00 When FS1 = 0, Pin 8 is charged to $(22\mu A - 11\mu A) \times 50 k\Omega = 0.55 V$.

If, in addition, FS2 = 0, this voltage is no longer transferred, and the output at Pin 6 becomes 0V.

\$02 From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 6. This voltage level is obtained by equation 1 below.

 $(22\mu A - 11\mu A) \times 50 k\Omega \times \ \underline{\ \ resistance\ between\ Pins\ 6\ and\ 7} \qquad \dots \qquad Equation\ 1$

\$03 From the state described above, FS1 becomes 1, and a current source of +22µA is split off. Then, a CR charge/discharge circuit is formed, and the voltage at Pin 8 decreases with the time as shown in Fig. 1 below.




Fig. 1. Voltage at Pin 8 when FS1 gose from $0 \rightarrow 1$

This time constant is obtained with the $50k\Omega$ resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)




Fig. 2. Constructing the search voltage by alternating between \$02 and \$03. (Voltage at Pin 6)

\$04 When the fact that the RF signal is missing is detected and the scratches on the disc are detected with DEFECT = 0, DFCT (FS3) is turned ON.

1-1. FS4

This switch is provided between the focus error input (Pin 2) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

 $00 \rightarrow 08$ Focus OFF \leftarrow Focus ON

1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

- a) The lens is searching the disc from far to near;
- b) The output voltage (Pin 6) is changing from negative to positive; and

c) The focus S-curve is varying as shown below.




Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and the turning the focus servo switch ON are performed during the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 24) as the point A transit signal. In addition, focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case). Following the line of the above description, focusing can be well obtained by observing the following timing chart.




Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.




Fig. 5. Poor and good software command sequences

1-3. SENS pin (Pin 24)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC
\$1X: DEFECT
\$2X: TZC
\$3X: Automatic adjustment comparator output
\$4X to 7X: HIGH-Z


2. \$1X ("DEFECT" at SENS pin (Pin 24))


These commands deal with switching TG1/TG2, brake circuit ON/OFF, and the sled kick output.


The bit co	onfigurat	ion is as fo	ollows					Sled kic	k heiaht	
D7	D6	D5	D4	D3	D2	D1	D0	D1 (PS1)	D0 (PS0)	Relative value
0	0	0	1	TG1, TG2		Sled		0	0	±1
				ON/OFF	circuit ON/OFF	heig	int	0	1	±2
				UN/UFF	UN/UFF			1	0	±3
								1	1	±4

TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. TG1 and TG2 are interlinked switches. The brake circuit (TM7) is to prevent the occurrence of such frequently occurring phenomena as extremely degraded actuator settling due to the servo motor exceeding the linear range causing what should be a 100-track jump to fall back down to a 10-track jump after a 100 or 10-track jump has been performed. To do this, when the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking.









3. \$2X ("TZC" at SENS pin (Pin 24))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	Tracking	g	Sled	
				control		control	
				00: OFF	=	00: OF	F
				01: Serv	vo ON	01: Se	rvo ON
				10: F-Jl	JMP	10: F-F	AST FORWARD
				11: R-JI	UMP	11: R-I	AST FORWARD
					\downarrow		\downarrow
				TM1, TM	M3, TM4	TM2, 1	⁻ M5, TM6

4. \$3X

These commands control the balance and gain control circuit switches used during automatic tracking adjustment.

In the initial resetting state, BAL1 to BAL3 switches are OFF and TOG1 to TOG3 switches are ON.


Balance adjustment

The balance adjustment switches BAL1 to BAL3 can be controlled by setting D3 = 0. The switches are set using D0 to D2.

At this time, the balance adjustment LPF comparator output is selected at the SENS pin.

Data is set by specifying switch conditions D0 to D2 and sending a latch pulse with D3 = 0.

Sending a latch pulse with D3 = 1 does not change the balance switch settings.




Balance adjustment

• Gain adjustment


The gain adjustment switches TOG1 to TOG3 can be controlled by setting D3 = 1. These switches are set using D0 to D2. At this time, the balance adjustment HPF comparator output is selected for SENS pin.

In a fashion similar to the method used with the balance adjustment, set the data by sending a latch pulse with D3 = 1, specifying the switch conditions D0 to D2.



Gain adjustment

CPU Serial Interface Timing Chart



				(V	cc = 3.0V)
Item	Symbol	Min.	Type.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	to	500			ns
Latch pulse width	tw∟	1000			ns
Data transfer interval	tcD	1000			ns

System Control

ltem	ADRESS D7 D6 D5 D4			S		SENS			
nem				D4	D3	D2	D1	D0	output
Focus Control	0 0 0 0		0	FS4 Focus ON = 1, OFF = 0	DEFECT (FS3) Disable = 1 Enable = 0	FS2 Search ON = 1, OFF = 0	FS1 Search Up = 1, Down = 0	FZC	
Tracking Control	0	0	0	1	TG1, TG2 ON = 1, OFF = 0	Brake ON = 1, OFF = 0	Sled Kick + 2	Sled Kick + 1	DEFECT
Tracking Mode	0	0	1	0	Tracking Mode *1		Sled Mode *2	TZC	
Select	0	0	1	1	Automatic tracking adjustment mode				Gain/Bal

*1 TRACKING MODE

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

*2 SLED MODE

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

Serial Data Truth Table

Serial Data	Hex		Functi	ions]
FOCUS CONTROL		FS = 4321				
FOCUS CONTROL		FS4	DEFECT	FS2	FS1	
00000000	\$00	0	Е	0	0	1
0000001	\$01	0	E	0	1	
0000010	\$02	0	Е	1	0	
0000011	\$03	0	Е	1	1	
0000100	\$04	0	D	0	0	
00000101	\$05	0	D	0	1	
00000110	\$06	0	D	1	0	
00000111	\$07	0	D	1	1	
00001000	\$08	1	E	0	0	
00001001	\$09	1	E	0	1	
00001010	\$0A	1	E	1	0	
00001011	\$0B	1	E	1	1	
00001100	\$0C	1	D	0	0	
00001101	\$0D	1	D	0	1	
0 0 0 0 1 1 1 0	\$0E	1	D	1	0	
00001111	\$0F	1	D	1	1	

TRACKING MODE	Hex	TM = 6 5 4 3 2 1
0010000	\$20	0 0 0 0 0 0
0010001	\$21	000010
00100010	\$22	01000
00100011	\$23	10000
00100100	\$24	000001
00100101	\$25	000011
00100110	\$26	010001
00100111	\$27	100001
00101000	\$28	000100
00101001	\$29	0 0 0 1 1 0
00101010	\$2A	010100
00101011	\$2B	100100
00101100	\$2C	001000
00101101	\$2D	001010
00101110	\$2E	011000
00101111	\$2F	101000

DEFECT E: enable D: disable

Automatic		TOG SW	BAL SW
adjustment mode	Hex	321	321
00110000	\$30		1 1 1
00110001	\$31		110
00110010	\$32		101
00110011	\$33		100
00110100	\$34		011
00110101	\$35		010
00110110	\$36		001
00110111	\$37		000
00111000	\$38	1 1 1	
00111001	\$39	110	
00111010	\$3A	101	
00111011	\$3B	100	
00111100	\$3C	011	
00111101	\$3D	010	
00111110	\$3E	001	
00111111	\$3F	000	

DATA D3 = 0: Balance switch setting DATA D3 = 1: Gain switch setting

Note) 0 means OFF and 1 means ON for TOG SW and BAL SW. These are not equal to the setting values of each bit for serial data.

Initial State (resetting state)

Item	ADDRESS				DATA				HEXADECIMAL
nem	D7	D6	D5	D4	D3	D2	D1	D0	TIEXADECINIAE
Focus Control	0	0	0	0	0	0	0	0	\$00
Tracking Control	0	0	0	1	0	0	0	0	\$10
Tracking Mode	0	0	1	0	0	0	0	0	\$20
Select	0	0	1	1	0	1	1	1	\$37
Jeleci		0	1	1	1	0	0	0	\$38

The above data means the following operation modes.

Focus Control	Focus off, Defect enable, Focus Search off, Focus Search down
Tracking Control	TG1 – TG2 off, Brake off, Sled Kick + 2 off, Sled Kick + 1 off
Tracking Mode	Tracking off, Sled off
Select	Tracking gain \rightarrow min. (TOG SW: 1 1 1)
	Tracking balance: RE3 \rightarrow max. (TBAL SW: 0 0 0)

Notes on Operation

1. FSET pin

The FSET pin determines the fc for the focus and tracking high-frequency phase compensation.

2. ISET pin

ISET current = 1.27V/R

= Focus search current

= Tracking jump current

= Sled kick current (\$1X: PS1 = PS0 = 0) $\times \frac{1}{2}$

Use the setting resistance within the range of $120k\Omega$ to $240k\Omega$. If the resistance value is out of this range, the oscillation may be occurred in the ISET block.

- 3. FE (focus error)/TE (tracking error) gain changing method
 - 1) High gain: Resistance between FE pins (pins 6 and 7) $100 k\Omega \rightarrow Large$

Resistance between TE pins (pins 12 and 13) $100k\Omega \rightarrow Large$

- 2) Low gain: A signal, whose resistance is divided between Pins 1 and 2, is input to FE. The internal gain adjustment circuit is used for TE.
- 4. Input voltage at Pins 19 to 22 of the microcomputer interface should be as follows:

VIH Vcc \times 90% or more

 $V{\scriptscriptstyle IL}$ Vcc \times 10% or less

- 5. Focus OK circuit
 - 1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.

The FOK and comparator output are as follows: Output voltage High: VFOKH \approx near Vcc Output voltage Low: VFOKL \approx Vsat (NPN)

6. Sled amplifier


The sled amplifier may oscillate when used by the buffer amplifier. Use with a gain of approximately 20dB.

Sled/Tracking internal phase compensation and reference design material

	Item	SD	Measurement pin	Conditions	Тур.	Unit
Ŋ	1.2kHz gain	08	6	Сғьв = 0.1µF	21.5	dB
FCS	1.2kHz phase	08	0	$C_{FGD} = 0.1 \mu F$	63	deg
	1.2kHz gain	25			13	dB
×	1.2kHz phase	25	10		-125	deg
TRK	2.7kHz gain	25→13	13	Стд∪ = 0.1µF	26.5	dB
	2.7kHz phase	25→13			-130	deg

Package Outline Unit: mm


CXA1782CQ



		PACKAGE STRUCTURE				
		PACKAGE MATERIAL	EPOXY RESIN			
SONY CODE	QFP-48P-L04	LEAD TREATMENT	SOLDER / PALLADIUM PLATING			
EIAJ CODE	*QFP048-P-1212-B	LEAD MATERIAL	COPPER / 42 ALLOY			
JEDEC CODE		PACKAGE WEIGHT	0.7g			

NOTE : PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).

CXA1782CR



NOTE : PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).