

CXD2453Q

Timing Generator for LCD Panels

Description

The CXD2453Q is a timing signal generator for driving the LCX017AL and LCX023AL LCD panels. This chip outputs timing signals which support XGA signals (1024 \times 768 dots) and S-XGA signals (1280 \times 1024 dots).

Features

- Supports various XGA signals (1024 × 768 dots) having horizontal scanning frequencies of 44-69kHz and vertical scanning frequencies of 55 to 85Hz.
- Supports S-XGA (1280 \times 1024 dots) pulse eliminator (horizontal scanning frequency of 69kHz or less).
- Controls the sample-and-hold position of the CXA2112R sample-and-hold driver.
- Line inversion and field inversion signal generation
- AC drive of LCD panels during no signal.

Applications

LCD projectors, etc.

Structure

Silicon gate CMOS IC

Note: Company names and product names, etc. contains in these materials are the trademarks or registered trademarks of the respective companies.



Absolute Maximum Ratings (Vss = 0V)

 Supply voltage 	Vdd	Vss – 0.5 to +4.0	V
 Input voltage 	Vı		
(3.3V input p	in)	$\ensuremath{Vss}-0.5$ to \ensuremath{VdD} + 0.5	V
(5.0V input p	in)	Vss - 0.5 to Vpp + 2.5	V
 Output voltage 	Vo	$\ensuremath{Vss}-0.5$ to \ensuremath{VdD} + 0.5	V
Storage temperative	ature		
	Tstg	-55 to +125	°C

Recommended Operating Conditions

 Supply voltage 	Vdd	+3.0 to +3.6	V
• Operating tempe	erature		
	Topr	-20 to +75	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Description

Pin No.	Symbol	I/O	Description lr o						
1	TST1		Test pin (Not connected.)						
2	Vss	_	GND	_					
3	CKI1								
4	XCKI1		Master clock input 1 (differential)	_					
5	Vss		GND						
6	SCLK	I	Serial data clock input						
7	SDAT	I	Serial data input						
8	SCTL	I	Serial data control signal input						
9	TST2	_	Test pin (connect to GND)						
10	Vss	_	GND						
11	CKI2	I	Master clock input 2						
12	Vss	_	GND						
13	CKI4	I	Master clock input 4						
14	Vss	_	GND						
15	TST3	_	Test pin (Not connected.)						
16	TST4		Test pin (Not connected.)						
17	SLHR	I	Reset by HSYNC of PLL counter (High: Disabled, Low: Enabled)	Н					
18	Vdd	_	Power supply	_					
19	SLFR	I	FRP polarity inversion cycle selection (High: Field inversion, Low: Line inversion)	L					
20	Vss	_	GND	_					
21	СКІЗ		Master electricity (differential)						
22	ХСКІЗ								
23	Vss	_	GND	—					
24	TST5	_	Test pin (Not connected.)	_					
25	Vss	_	GND						
26	SLCK1	I	Clock input selection 1 (High: CKI2, Low: CKI1)	L					
27	TST6	_	Test pin (Not connected.)						
28	VSYNC	I	Vertical sync signal input						
29	HSYNC	I	Horizontal sync signal input	_					
30	SLCK2	I	Clock input selection 2 (High: CKI4, Low: CKI3)	L					
31	Vss	_	GND						
32	Vdd	_	Power supply	_					
33	Vdd	_	Power supply	_					
34	TST7	—	Test pin (connect to Vod)	_					
35	TST8	—	Test pin (connect to Vod)	_					
36	TST9	—	Test pin (connect to Vod)	_					

Pin No.	Symbol	I/O	Description	Input pin for open status				
37	Vss		GND	_				
38	HRET	0	Phase comparison pulse output	_				
39	CLP1	0	Pedestal clamp pulse 1 output					
40	CLP2	0	vedestal clamp pulse 2 output					
41	VCK	0	V clock pulse output	—				
42	Vss		GND	—				
43	BLK	0	BLK pulse output	—				
44	VST	0	V start pulse output	_				
45	FRP	0	AC drive inversion pulse output	—				
46	Vdd		Power supply	_				
47	ENB	0	ENB pulse output	—				
48	PRG	0	PRG pulse output	—				
49	PCG	0	PCG pulse output	_				
50	Vss		GND	—				
51	HCK1	0	H clock 1 pulse output	_				
52	Vss		GND	_				
53	HCK2	0	H clock 2 pulse output	_				
54	Vss		GND	_				
55	HST	0	H start pulse output	_				
56	SHPA	0	External sample-and-hold driver control signal output	_				
57	SHPB	0	External sample-and-hold driver control signal output	—				
58	SHPC	0	External sample-and-hold driver control signal output	_				
59	SHPD	0	External sample-and-hold driver control signal output	_				
60	INV	0	External sample-and-hold driver control signal output	—				
61	VB	0	VB signal output	—				
62	НВ	0	HB signal output	_				
63	Vss		GND	_				
64	DWN	0	Up/down inversion signal output	_				
65	XRGT	0	Left/right inversion signal (reverse polarity) output	_				
66	RGT	0	Left/right inversion signal output	_				
67	XVS	0	Auxiliary pulse output	_				
68	XHS	0	Auxiliary pulse output	—				
69	IRACT	0	Auxiliary pulse output					
70	ORACT	0	Auxiliary pulse output	—				
71	Vss		GND	—				
72	TST10		Test pin (Not connected.)					

Pin No.	Symbol	I/O	Description	Input pin for open status
73	Vdd	_	Power supply	
74	TST11	_	Test pin (connect to Vod)	_
75	TST12	_	Test pin (connect to Vod)	
76	TST13	_	Test pin (connect to Vod)	_
77	Vss	_	GND	_
78	XCLR	I	System clear (Low: All clear)	Н
79	TST14	_	Test pin (Not connected.)	
80	TST15		Test pin (Not connected.)	—

* H: Pull-up, L: Pull-down

Electrical Characteristics

• DC characteristics

 $(Topr = -20 \text{ to } +75^{\circ}C, \text{ Vss} = 0\text{V})$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Applicable pins	
Supply voltage	Vdd	—	3.0	3.3	3.6		_	
Input voltage 1	ViH1	2 2V/CMOS input	0.65Vdd	—	Vdd		SLHR, SLFR,	
input voltage i	Vi∟1		Vss		0.25Vdd		XCLR, SLCK1/2	
Input voltage 2	ViH2	E OV CMOS input	0.65Vdd		Vdd + 1.9			
	Vi∟2		Vss	—	0.25Vdd		CRIZ, CRI4	
Input voltage 3	Vін3	5.0V CMOS	0.8Vdd		Vdd + 1.9		SCLK, SDAT, SCTL,	
input voltage e	Vi∟3	Schmitt trigger input	Vss		0.2Vdd	V	VSYNC, HSYNC	
Input voltage 4	Vc (center level)	Low amplitude	(V _{DD} × 0.606) – 0.1	Vdd × 0.606	(V _{DD} × 0.606) + 0.1		CKI1/XCKI1,	
input voltage 4	Viн4 ^{*1}	differential input	Vı∟4 + 0.3		Vdd		CKI3/XCKI3	
	VI∟4*1		Vss		Vін4 – 0.3			
	Vон	Іон = —4mA	Vdd - 0.5	—	Vdd		*2 VCK, BLK, VST,	
	Vol	IoL = 4mA	Vss	_	0.4			
	Vон	Іон = -8mA	Vdd - 0.5	_	Vdd			
Output voitage 2	Vol	lo∟ = 8mA	Vss	_	0.4		ENB, PCG	
	Vон	Іон = –12mA	Vdd - 0.5	_	Vdd		HCK1, HCK2,	
Output voltage 3	Vol	IoL = 12mA	Vss	_	0.4		HST	
Input pull-up/pull-	P _P	Pull-up Vi = 0V	25	50	200	kO	SLHR, XCLR	
down resistance		Pull-down VI = VDD	25	50	200	K22	SLFR, SLCK1/2	
Current consumption	ססן	Master clock = 95MHz VDD = 3.3V Output load = 30pF	_	_	40	mA	_	

*1 VIH4 > (max. value of Vc) and VIL4 < (min. value of Vc)

 *2 Output pins other than those indicated in items output voltage 2 and output voltage 3.

• AC characteristics

 $(Topr = -20 \text{ to } +75^{\circ}C, V_{DD} = 3.3V \pm 0.3V, V_{SS} = 0V)$

Item	Symbol	Applicable pins	Conditions	Min.	Тур.	Max.	Unit
Clock input cycle	CKI1/XCKI1, CKI3/XCKI3		—	10.5	_	_	
		CKI2, CKI4		10.5	_	_	
Output rise/fall delay time	tpr/tpf	HCK1, HCK2, HST	C∟ = 90pF				20
Output rise/fall delay time	tpr/tpf	VCK, BLK, VST, ENB, PCG	C∟ = 50pF		_	25	115
Output rise/fall delay time	tpr/tpf	Other output pins	C∟ = 30pF				
Cross-point time difference	Δt	HCK1, HCK2	C∟ = 90pF	-5	_	5	
Duty ratio	tн/ (tн + t∟)	HCK1, HCK2	C∟ = 90pF	48	50	52	%

Timing Definitions



Serial Interface AC Characteristics

 $(Topr = -20 \text{ to } +75^{\circ}C, V_{DD} = 3.3V \pm 0.3V, V_{SS} = 0V)$

Item	Symbol	Min.	Тур.	Max.
SCTL setup time with respect to rise of SCLK	ts0	8T* 3	_	_
SCTL hold time with respect to rise of SCLK	th0	8T	—	-
SDAT setup time with respect to rise of SCLK	ts1	4T		_
SDAT hold time with respect to rise of SCLK	th1	4T		_
SCLK pulse width	tw1	4T		_

*3 T: Master clock cycle (ns)

Timing Definitions



The dot arrangement of the LCD panel (LCX017AL) driven with this IC is shown below. The dot arrangement is a square arrangement. The shaded region in the diagram is not displayed.

			772 dots	b	
		 ▲ Aots 	stob 897	stob 2	
		\square \square			dots
					4
					X -
tte SW					
Ö					
					2 v
)24 doi 32 dot
					6
e SW					
Gat					
					4 dots
	<u> </u>				

Description of Operation

• Sync signal input pins (HSYNC, VSYNC)

Horizontal and vertical separate SYNC signals are input to the HSYNC (Pin 29) and VSYNC (Pin 28). The sync signals are compatible with both positive and negative polarity according to serial data settings. (Refer to the section on serial data interface for details regarding serial data.)

The CXD2453Q supports signals which are shown in the following table.

Effective dots	Horizontal scanning frequency	Vertical scanning frequency	Remarks
1024 × 768 (XGA)	44kHz to 69kHz	55Hz to 85Hz	
1280 × 1024 (S-XGA)	≤ 69kHz	Roughly \leq 65Hz	Scanning line conversion from 1024 to 768 vertical lines

In the case of signals defined by special protocols that do not satisfy the conditions in the diagram below, it may not be possible to obtain a complete display even for the above signals when the image display position is properly set on the LCD panel. This IC does not support interlace signals.



• Master clock input pins (CKI1/XCKI1, CKI2, CKI3/XCKI3, CKI4) and Clock Selection Pins (SLCK1, SLCK2)

Since this IC does not contain a built-in phase comparator, phase comparison is performed externally and a divided clock is input. The 1/N (N is the clock number during 1 horizontal period) frequency divider output is output from the HRET (Pin 38) for the external phase comparator.

The clock input pin consists of two channels for small amplitude differential input (center level: 2.0V, amplitude: ± 0.4 V), and two channels for CMOS level input for a total of four channels. These are selected according to the SLCK1 (Pin 26), SLCK2 (Pin 30) and serial data.

- (1) During normal operation (serial data SLLAP = 0)
 All internal circuits of the IC operate with CKI1 or CKI2. CKI1/XCKI1 are selected when SLCK1 = L (Pins
- 3/4, small amplitude differential input), and CKI2 is selected when SLCK1 = H (Pin 11, CMOS level input). (2) When using scan converter (serial data SLLAP = 1)
- This is used when the input signal clock and output signal clock are different such as when performing dot conversion using a scan converter. Only the serial data interface and PLL counter of the IC internal circuits operate with CKI1 or CKI2 (clock synchronized with input signal). All other blocks operate with CKI3 or CKI4 (output signal clock). CKI3/XCKI13 are selected when SLCK2 = L (Pins 21/22, small amplitude differential input), and CKI4 is selected when SLCK2 = H (Pin 13, CMOS level input).

Internal frequency divider reset selection pin (SLHR)

This selects whether reset of the PLL counter (loop counter) with HSYNC is to be enabled or disabled. In the case of performing phase comparison of the HSYNC and HRET pulses with an external phase comparator, the SLHR (Pin 17) is set to H (reset disabled). When phase comparison and frequency division are performed externally and HRET pulses for phase comparison are not used, the SLHR is set to L (reset enabled). At this time, the output of each pulse is delayed by approximately 8 clocks as compared with using HRET pulses for phase comparison.

• Signal inversion type selection pin (SLFR)

This selects the inversion cycle of the polarity inversion pulse (FRP pulse) for AC driving. Setting the SLFR (Pin 19) to H results in field inversion, while setting the SLFR to L results in line inversion.

• System clear pin (XCLR)

All internal circuits are initialized when the XCLR (Pin 78) is L. Always make sure to initialize all internal circuits when the power has been turned on.

Serial data interface

Operating mode and other settings in this IC are performed by serial data. When the power is turned on, all data are set to the default values when the internal circuits are initialized. When the power supply is turned on, the value of SDAT is read with the rise of SCLK in groups of 16 bits consisting of 8 address bits and 8 data bits as shown in the Timing Chart below. The data that has been read is enabled by being transferred to the register corresponding to each address 10 clocks after the rise of SCLK of the 16th bit.

The Timing Chart and Data Format during transmission of serial data are as shown below.

Timing Chart



Data Format

Address				Da	ata				Sottingo	
D15 to D8	D7	D6	D5	D4	D3	D2	D1	D0	Settings	
F0	_	_	_	_	_	PLP10	PLP9	PLP8	PLL counter frequency	
F1	PLP7	PLP6	PLP5	PLP4	PLP3	PLP2	PLP1	PLP0	division ratio	
F2	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Screen horizontal position	
F3	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Screen vertical position	
F4	_	_		INV	SHP3	SHP2	SHP1	SHP0	CXA2112R S/H control	
F5	_	_	VPOL	HPOL	VSCN	HSCN	SLXG	SLSX	Operating mode, etc.	
F6	—	—	HB	VB	SLLAP	IRD10	IRD9	IRD8	Operating mode, etc./	
F7	IRD7	IRD6	IRD5	IRD4	IRD3	IRD2	IRD1	IRD0	IRACT fall position	
F8	_	_		_	_	IRU10	IRU9	IRU8	IRACT rice position	
F9	IRU7	IRU6	IRU5	IRU4	IRU3	IRU2	IRU1	IRU0	IRACT fise position	
FA	_	_		ORRS1	ORRS0	ORP10	ORP9	ORP8	ORACT reset cycle/	
FB	ORP7	ORP6	ORP5	ORP4	ORP3	ORP2	ORP1	ORP0	ORACT division frequency	
FC	_	_		_	_	ORD10	ORD9	ORD8		
FD	ORD7	ORD6	ORD5	ORD4	ORD3	ORD2	ORD1	ORD0	UKAUT Tall position	
FE	_	_		_		ORU10	ORU9	ORU8		
FF	ORU7	ORU6	ORU5	ORU4	ORU3	ORU2	ORU1	ORU0	ORACT lise position	

Note) —: Don't care

The following provides a detailed description of each setting.

(a) Setting of PLL counter frequency division ratio

This is used to set the frequency division ratio of the 1/N frequency divider (PLL counter) for phase comparison. The value of (total number of dots of 1 horizontal period N) – 1 is set with PLP10 (MSB) through PLP0 (LSB). The frequency division ratio can be set up to 2048. Only even numbers can be set for the value of N. When it is necessary to set an odd number, use an external frequency divider. In this case, set the value of the frequency division ratio of the PLL counter to N-2.

The default value is 10100111111 (N = 1344).

(b) Setting of screen horizontal position

The horizontal display start position is set with HP7 (MSB) through HP0 (LSB). This setting enables the phase relationships of pulses HST, HCK1/2, ENB, PCG, PRG and CLP1/2 as well as the changing positions of VCK/FRP relative to HSYNC to change in an interlocked manner. Settings can be made in 1 dot units. Refer to the Timing Chart for the relationship between the set value and each pulse position.

The default value is 01000100.

(c) Setting of screen vertical position

The vertical display start position is set with VP7 (MSB) through VP0 (LSB). This setting enables the phase relationships of signals VST, VCK and FRP to change relative to VSYNC in an interlocked manner. Settings can be made in 1 line units. Refer to the Timing Chart for the relationship between the set value and each signal.

The default value is 00100011. 00000000 and 11111111 are not used.

(d) S/H control of CXA2112R

This is used to set the sample-and-hold position for the CXA2112R (sample-and-hold driver). INV setting data is output directly from the INV (Pin 60). Setting data of SHP3 (MSB) through SHP0 (LSB) is reflected as shown below in the SHPA through SHPD (Pins 56 to 59). Refer to the specifications of the CXA2112R for details.

Setting data	Output				Setting data		Output			
SHP3 to SHP0	SHPA	SHPB	SHPC	SHPD	SHP3 to SHP0	SHPA	SHPB	SHPC	SHPD	
0000	L	L	L	L	1000	L	L	Z	L	
0001	н	н	L	L	1001	Н	Н	Z	L	
0010	Z	L	L	L	1010	Z	L	Z	L	
0011	Z	Н	L	L	1011	Z	Н	Z	L	
0100	L	L	Н	Н	1100	L	L	Z	Н	
0101	Н	Н	Н	Н	1101	Н	Н	Z	Н	
0110	Z	L	Н	Н	1110	Z	L	Z	Н	
0111	Z	Н	Н	Н	1111	Z	Н	Z	Н	

Note) Z: High impedance state

(e) Setting of operating mode, etc.

- VPOL, HPOL: These are used to set the polarity of VSYNC and HSYNC. A setting of "1" denotes positive polarity, while a setting of "0" denotes negative polarity.
 - The default values are VPOL = 0, HPOL = 0.
- VSCN, HSCN: These are used to set the vertical and horizontal scanning directions of the LCD panel. VSCN
 = 1 denotes downward scanning, while VSCN = 0 denotes upward scanning. HSCN = 1 denotes rightward scanning, while HSCN = 0 denotes leftward scanning. Setting data of VSCN is output from the DWN (Pin 64), while setting data of HSCN is output from the RGT (Pin 66).

The default values are VSCN = 0, HSCN = 1.

• SLXG, SLSX: These are used to set the input signals (operating mode). This IC has the following three operating modes.

Operating mode	SLXG	SLSX
XGA-I	0	0
XGA-II	1	0
S-XGA	Х	1

The default values are SLXG = 0, SLSX = 0.

Note) X: Don't care

The XGA-I mode supports typical XGA signals. The XGA-II mode is for XGA signals in which there is a low number of dots during a portion of the horizontal blanking period (typically when HSYNC + back porch is 240 dots or less). Select the appropriate operating mode to satisfy the conditions in the diagram on page 6 corresponding to the input signal. In the S-XGA mode, 1024 vertical lines are displayed decimating to 768 lines corresponding to the S-XGA signal (1280 \times 1024 dots).

• HB, VB: These are used to switch the number of display dots on the LCD panel. The display is set to 960 dots horizontally when HB = 0, and to 640 lines vertically when VB = 0. The data of each setting is output from the HB (Pin 62) and VB (Pin 61), respectively. Refer to the specifications of the LCX017AL for details.

The default values are HB = 1, VB = 1.

• SLLAP: This is used when the input signal clock and output signal clock differ such as when converting the number of dots using a scan converter. When SLLAP = 1, only the serial data interface and PLL counter of the IC internal circuits operate with CKI1 or CKI2 (clock synchronized with input signal), while other sections operated with CKI3 or CKI4 (output signal clock). When SLLAP = 0, all internal IC circuits operate with CKI1 or CKI2. The default value is 0.

(f) Setting of IRACT fall/rise positions

• IRACT pulse

A pulse synchronized with HSYNC of the input signal can be output at any position and width. The fall position of the pulse is set with IRD10 (MSB) through IRD0 (LSB), while the rise position is set with IRU10 (MSB) through IRU0 (LSB). The values of IRD0 and IRU0 are ignored, and settings are made in 2-dot increments. The setting range is from "0" to (N - 2). The same value cannot be set for IRD and IRU. Refer to the Timing Chart for the relationship between setting values and pulse positions.

The default values are IRD10 through IRD0 = 00000000000, and IRU10 through IRU0 = 00010000000.

(g) Setting of ORACT reset cycle/ORACT frequency division ratio

ORACT pulses

ORACT pulses are completely identical to IRACT pulses when serial data SLLAP = 0, when SLLAP = 1, they are generated by a dedicated counter (loop counter similar to the PLL counter) that operates according to an independent clock (CKI3 or CKI4) different from the clock synchronized with input signal HSYNC (CKI1 or CKI2). Since pulses for driving the LCD panel are also generated based on this counter at this time, the LCD panel can be driven based on a clock and cycle that are different from the input signal. ORACT pulses are synchronized with the cycle of the pulse for driving the LCD panel at this time, and can be output at any position and width.

The frequency division ratio of the above dedicated counter is set with ORP10 (MSB) through ORP0 (LSB). The value of (number of counter counts M) – 1 is the actual setting value. Only even numbers can be set for M, and settings are made in 2 dot increments. The maximum setting is 2048 counts. This counter is reset with VSYNC and HSYNC of a fixed cycle in order to synchronize it with the input signal, the interval of H at which it is to be reset with this HSYNC is set with ORRS1 and ORRS0.

Setting data (ORRS1/ORRS0)	00	01	10	11
Reset cycle	Every 3H	Every 4H	Every 5H	Every 1H

The default values are ORRS1 = 1, ORRS0 = 1, and ORP10 through ORP0 = 10100111111.

(h) Setting of ORACT fall/rise positions

The fall position of the ORACT pulse is set with ORD10 (MSB) through ORD0 (LSB), while the rise position of the ORACT pulse is similarly set with ORU10 (MSB) through ORU0 (LSB). The values of ORD0 and ORU0 are ignored, and settings are made in 2-dot increments. The setting range is from "0" to (M - 2). The same value cannot be set for ORD and ORU. The relationship between setting values and pulse positions is as indicated below.

The default values are ORD10 through ORD0 = 00000000000, and ORU10 through ORU0 = 00010000000.



• XHS pulse and XVS pulse

The XHS pulse is output over a width of 32 clocks 34 clocks after the fall of the IRACT pulse when SLLAP = 0. The pulse has negative polarity. When SLLAP = 1, the pulse is similarly output over a width of 34 clocks after the fall of the ORACT pulse.

The XVS pulse is VSYNC latched with the XHS pulse. Its polarity is always negative regardless of the polarity of the input VSYNC.

• AC driving of LCD panels for no signal

When VSYNC has not been input for a specified period, a judgment of "no signal" is made to allow AC driving of LCD panels even when there is no signal. A vertical start pulse and polarity inverted pulse (FRP) are output at a specified cycle. The timing by which a judgment of "no signal" is made and the free running cycle are as indicated below.

Operating mode	Free running detection timing (no signal period) and VST cycle during free running
All modes	1600H

PLP = 53F/HEX, HP = 44/HEX, HPOL = 0, HSCN = 1, SLXG = 0, SLSX = 0, IRD = 000/HEX, IRU = 080/HEX SLHR: H, SLFR: L



Note) The phases of HCK1 and HCK2 are respectively reversed when HSCN = 0 (left/right inversion). The polarity of 1H and 1V cycle of FRP is not defined.

PLP = 51F/HEX, HP = 14/HEX, HPOL = 0, HSCN = 1, SLXG = 1, SLSX = 0, IRD = 000/HEX, IRU = 080/HEX SLHR: H, SLFR: L



Note) The phases of HCK1 and HCK2 are respectively reversed when HSCN = 0 (left/right inversion). The polarity of 1H and 1V cycle of FRP is not defined.

Vertical Direction Timing Chart (XGA-I/II (1024 imes 768 dots))

VP = 23/HEX, VPOL = 0, SLSX = 0, IRD = 000/HEX, IRU = 080/HEX, SLFR: L



Vertical Direction Timing Chart (XGA-I/II (during display of 640 vertical lines))

VP = 23/HEX, VPOL = 0, SLSX = 0, VB = 0, IRD = 000/HEX, IRU = 080/HEX, SLFR: L

HSYNC	
HRET	
VSYNC	
VST	
VCK	
FRP	
HST	
ENB	
PCG	
PRG	
BLK	
SHX	
XVS	
IRACT	
ORACT	



PLP = 4F1/нех, HP = 12нех, HPOL = 1, HSCN = 1, SLSX = 1, IRD = 000/нех, IRU = 080/нех SLHR: H, SLFR: L



$\widehat{}$
Sts
б
80
Ň
Ô
90
<u> </u>
0
ě
a)
sp
ö
ts
မီ
4
8
$\overline{}$
~~
ô
280
(1280 >
GA (1280 >
-XGA (1280
(S-XGA (1280)
rt (S-XGA (1280
hart (S-XGA (1280
J Chart (S-XGA (1280
ng Chart (S-XGA (1280 >
ming Chart (S-XGA (1280
Timing Chart (S-XGA (1280)
on Timing Chart (S-XGA (1280 >
ction Timing Chart (S-XGA (1280 >
rection Timing Chart (S-XGA (1280 >
Direction Timing Chart (S-XGA (1280)
al Direction Timing Chart (S-XGA (1280)
tical Direction Timing Chart (S-XGA (1280)
/ertical Direction Timing Chart (S-XGA (1280 >

VP = 24/HEX, VPOL = 1, SLSX = 1, IRD = 000/HEX, IRU = 080/HEX, SLFR: L



Note) The polarity of 1H and 1V cycle of FRP is not defined.

Application Circuit



* PLL IC: Sony CXA3106Q (built-in phase comparator and frequency divider) is recommended.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

 23.90 ± 0.40 3.35MAX 0.05MIN 20.00 ± 0.20 0.10 E E 65 🗖 ------40 п 14.00 ± 0.20 17.90 ± 0.40 16.30 ± 0.40 INDEX в п Ő E ļ ĦĦ ĦĦ Ħ Ħ 24 1 0.80 0.35 ± 0.10 ⊕ 0.16 (M) 0.80 ± 0.20 0.25 0.30 0.18MAX 0.58MAX 0° to 10° DETAIL **B** DETAIL A

80PIN QFP(PLASTIC)

SONY CODE	QFP-80P-L022
EIAJ CODE	QFP080-P-1420
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	1.7g