


**1/3-inch CCD Image Sensor for PAL Color Camera**

**Description**


The ICX055AK is an interline CCD solid-state image sensor suitable for PAL 1/3-inch color video cameras. High sensitivity is achieved through the adoption of Ye, Cy, Mg and G complementary color mosaic filters and HAD (Hole-Accumulation Diode) sensors.

This chip features a field period readout system, and an electronic shutter with variable charge-storage time.



**Features**

- High sensitivity (+3dB compare with ICX045BKA) and low dark current
- Continuous variable-speed shutter  
1/50s (Typ.), 1/120s to 1/10000s
- Low smear
- Excellent antiblooming characteristics
- Ye, Cy, Mg and G complementary color mosaic filters on chip
- Horizontal register: 5V drive
- Reset gate: 5V drive



**Optical black position**  
(Top View)


**Device Structure**

- Optical size: 1/3-inch format
- Number of effective pixels: 500 (H) × 582 (V) approx. 290K pixels
- Number of total pixels: 537 (H) × 597 (V) approx. 320K pixels
- Interline CCD image sensor
- Chip size: 6.00mm (H) × 4.96mm (V)
- Unit cell size: 9.8μm (H) × 6.3μm (V)
- Optical black: Horizontal (H) direction: Front 7 pixels, Rear 30 pixels  
Vertical (V) direction: Front 14 pixels, Rear 1 pixel
- Number of dummy bits: Horizontal 16  
Vertical 1 (even field only)
- Substrate material: Silicon

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram and Pin Configuration**

(Top View)



**Pin Description**

| Pin No. | Symbol | Description                      | Pin No. | Symbol | Description                        |
|---------|--------|----------------------------------|---------|--------|------------------------------------|
| 1       | Vφ4    | Vertical register transfer clock | 9       | VDD    | Output amplifier drain supply      |
| 2       | Vφ3    | Vertical register transfer clock | 10      | GND    | GND                                |
| 3       | Vφ2    | Vertical register transfer clock | 11      | SUB    | Substrate (Overflow drain)         |
| 4       | Vφ1    | Vertical register transfer clock | 12      | VL     | Protective transistor bias         |
| 5       | GND    | GND                              | 13      | RG     | Reset gate clock                   |
| 6       | VGG    | Output amplifier gate bias       | 14      | NC     |                                    |
| 7       | VSS    | Output amplifier source          | 15      | Hφ1    | Horizontal register transfer clock |
| 8       | VOUT   | Signal output                    | 16      | Hφ2    | Horizontal register transfer clock |

**Absolute Maximum Ratings**

| Item   | Ratings                  | Unit        | Remarks |
|--|--------------------------|-------------|---------|
| Substrate voltage SUB – GND                            | -0.3 to +55              | V           |         |
| Supply voltage   | VDD, VOUT, VSS – GND     | -0.3 to +18 | V       |
|  | VDD, VOUT, VSS – SUB     | -55 to +10  | V       |
| Vertical clock input voltage                           | Vφ1, Vφ2, Vφ3, Vφ4 – GND | -15 to +20  | V       |
|  | Vφ1, Vφ2, Vφ3, Vφ4 – SUB | to +10      | V       |
| Voltage difference between vertical clock input pins   | to +15                   | V           | *1      |
| Voltage difference between horizontal clock input pins | to +17                   | V           |         |
| Hφ1, Hφ2 – Vφ4   | -17 to +17               | V           |         |
| Hφ1, Hφ2, RG, VGG – GND                                | -10 to +15               | V           |         |
| Hφ1, Hφ2, RG, VGG – SUB                                | -55 to +10               | V           |         |
| VL – SUB   | -65 to +0.3              | V           |         |
| Vφ1, Vφ2, Vφ3, Vφ4, VDD, VOUT – VL                     | -0.3 to +30              | V           |         |
| RG – VL  | -0.3 to +24              | V           |         |
| VGG, Vss, Hφ1, Hφ2 – VL                                | -0.3 to +20              | V           |         |
| Storage temperature                                    | -30 to +80               | °C          |         |
| Operating temperature                                  | -10 to +60               | °C          |         |

\*1 +27V (Max.) when clock width < 10μs, clock duty factor < 0.1%.

## Bias Conditions

| Item  | Symbol            | Min.                        | Typ. | Max.  | Unit | Remarks |
|---|-------------------|-----------------------------|------|-------|------|---------|
| Output amplifier drain voltage                              | V <sub>DD</sub>   | 14.55                       | 15.0 | 15.45 | V    |         |
| Output amplifier gate voltage                               | V <sub>GG</sub>   | 1.75                        | 2.0  | 2.25  | V    |         |
| Output amplifier source                                     | V <sub>SS</sub>   | Grounded with 680Ω resistor |      |       |      | ±5%     |
| Substrate voltage adjustment range                          | V <sub>SUB</sub>  | 9.0                         |      | 18.5  | V    | *1      |
| Fluctuation range after substrate voltage adjustment        | ΔV <sub>SUB</sub> | -3                          |      | +3    | %    |         |
| Reset gate clock voltage adjustment range                   | V <sub>RGL</sub>  | 1.0                         |      | 4.0   | V    | *1      |
| Fluctuation range after reset gate clock voltage adjustment | ΔV <sub>RGL</sub> | -3                          |      | +3    | %    |         |
| Protective transistor bias                                  | V <sub>L</sub>    | *2                          |      |       |      |         |

## DC Characteristics

| Item                           | Symbol           | Min. | Typ. | Max. | Unit | Remarks |
|--------------------------------|------------------|------|------|------|------|---------|
| Output amplifier drain current | I <sub>DD</sub>  |      | 3    |      | mA   |         |
| Input current                  | I <sub>IN1</sub> |      |      | 1    | μA   | *3      |
| Input current                  | I <sub>IN2</sub> |      |      | 10   | μA   | *4      |

\*1 Indications of substrate voltage (V<sub>SUB</sub>) · reset gate clock voltage (V<sub>RGL</sub>) setting value.

The setting values of substrate voltage and reset gate clock voltage are indicated on the back of the image sensor by a special code. Adjust substrate voltage (V<sub>SUB</sub>) and reset gate clock voltage (V<sub>RGL</sub>) to the indicated voltage. Fluctuation range after adjustment is ±3%.

V<sub>SUB</sub> code one character indication    
V<sub>RGL</sub> code one character indication    
V<sub>RGL</sub> code V<sub>SUB</sub> code

Code and optimal setting correspond to each other as follows.

| V <sub>RGL</sub> code | 1   | 2   | 3   | 4   | 5   | 6   | 7   |
|-----------------------|-----|-----|-----|-----|-----|-----|-----|
| Optimal setting       | 1.0 | 1.5 | 2.0 | 2.5 | 3.0 | 3.5 | 4.0 |

| V <sub>SUB</sub> code | E   | f   | G    | h    | J    | K    | L    | m    | N    | P    | Q    | R    | S    | T    | U    | V    | W    | X    | Y    | Z    |
|-----------------------|-----|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| Optimal setting       | 9.0 | 9.5 | 10.0 | 10.5 | 11.0 | 11.5 | 12.0 | 12.5 | 13.0 | 13.5 | 14.0 | 14.5 | 15.0 | 15.5 | 16.0 | 16.5 | 17.0 | 17.5 | 18.0 | 18.5 |

<Example> “5L” → V<sub>RGL</sub> = 3.0V  
V<sub>SUB</sub> = 12.0V

\*2 V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform.

- \*3 1) Current to each pin when 18V is applied to V<sub>DD</sub>, V<sub>OUT</sub>, V<sub>SS</sub> and SUB pins, while pins that are not tested are grounded.  
2) Current to each pin when 20V is applied sequentially to V<sub>φ1</sub>, V<sub>φ2</sub>, V<sub>φ3</sub> and V<sub>φ4</sub> pins, while pins that are not tested are grounded. However, 20V is applied to SUB pin.  
3) Current to each pin when 15V is applied sequentially to RG, H<sub>φ1</sub>, H<sub>φ2</sub> and V<sub>GG</sub> pins, while pins that are not tested are grounded. However, 15V is applied to SUB pin.  
4) Current to V<sub>L</sub> pin when 30V is applied to V<sub>φ1</sub>, V<sub>φ2</sub>, V<sub>φ3</sub>, V<sub>φ4</sub>, V<sub>DD</sub> and V<sub>OUT</sub> pins or when, 24V is applied to RG pin or when, 20V is applied to V<sub>GG</sub>, V<sub>SS</sub>, H<sub>φ1</sub> and H<sub>φ2</sub> pins, while V<sub>L</sub> pin is grounded. However, GND and SUB pins are left open.

\*4 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

## Clock Voltage Conditions


| Item                              | Symbol                               | Min.  | Typ. | Max.  | Unit | Waveform diagram | Remarks  |
|-----------------------------------|--------------------------------------|-------|------|-------|------|------------------|--|
| Readout clock voltage             | $V_{VT}$                             | 14.55 | 15.0 | 15.45 | V    | 1                |  |
| Vertical transfer clock voltage   | $V_{VH1}, V_{VH2}$                   | -0.05 | 0    | 0.05  | V    | 2                | $V_{VH} = (V_{VH1} + V_{VH2}) / 2$                     |
|                                   | $V_{VH3}, V_{VH4}$                   | -0.2  | 0    | 0.05  | V    | 2                |  |
|                                   | $V_{VL1}, V_{VL2}, V_{VL3}, V_{VL4}$ | -9.0  | -8.5 | -8.0  | V    | 2                | $V_{VL} = (V_{VL3} + V_{VL4}) / 2$                     |
|                                   | $V_{\phi V}$                         | 7.8   | 8.5  | 9.05  | V    | 2                | $V_{\phi V} = V_{VHN} - V_{VLN} (n = 1 \text{ to } 4)$ |
|                                   | $ V_{VH1} - V_{VH2} $                |       |      | 0.1   | V    | 2                |  |
|                                   | $V_{VH3} - V_{VH}$                   | -0.25 |      | 0.1   | V    | 2                |  |
|                                   | $V_{VH4} - V_{VH}$                   | -0.25 |      | 0.1   | V    | 2                |  |
|                                   | $V_{VHH}$                            |       |      | 0.5   | V    | 2                | High-level coupling                                    |
|                                   | $V_{VHL}$                            |       |      | 0.5   | V    | 2                | High-level coupling                                    |
|                                   | $V_{VLH}$                            |       |      | 0.5   | V    | 2                | Low-level coupling                                     |
|                                   | $V_{VLL}$                            |       |      | 0.5   | V    | 2                | Low-level coupling                                     |
| Horizontal transfer clock voltage | $V_{\phi H}$                         | 4.75  | 5.0  | 5.25  | V    | 3                |  |
|                                   | $V_{HL}$                             | -0.05 | 0    | 0.05  | V    | 3                |  |
| Reset gate clock voltage          | $V_{\phi RG}$                        | 4.5   | 5.0  | 5.5   | V    | 4                | *1   |
|                                   | $V_{RGLH} - V_{RGLL}$                |       |      | 0.8   | V    | 4                | Low-level coupling                                     |
| Substrate clock voltage           | $V_{\phi SUB}$                       | 22.5  | 23.5 | 24.5  | V    | 5                |  |

\*1 The reset gate clock voltage need not be adjusted when reset gate clock is driven when the specifications are as given below. In this case, the reset gate clock voltage setting indicated on the back of the image sensor has not significance.


| Item                     | Symbol        | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
|--------------------------|---------------|------|------|------|------|------------------|---------|
| Reset gate clock voltage | $V_{RGL}$     | -0.2 | 0    | 0.2  | V    | 4                |         |
|                          | $V_{\phi RG}$ | 8.5  | 9.0  | 9.5  | V    | 4                |         |

**Clock Equivalent Circuit Constant**


| Item  | Symbol                     | Min. | Typ. | Max. | Unit     | Remarks |
|---|----------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND   | $C\phi_{V1}, C\phi_{V3}$   |      | 1500 |      | pF       |         |
|   | $C\phi_{V2}, C\phi_{V4}$   |      | 820  |      | pF       |         |
| Capacitance between vertical transfer clocks          | $C\phi_{V12}, C\phi_{V34}$ |      | 470  |      | pF       |         |
|   | $C\phi_{V23}, C\phi_{V41}$ |      | 230  |      | pF       |         |
|   | $C\phi_{V13}$              |      | 150  |      | pF       |         |
|   | $C\phi_{V24}$              |      | 230  |      | pF       |         |
| Capacitance between horizontal transfer clock and GND | $C\phi_{H1}, C\phi_{H2}$   |      | 47   |      | pF       |         |
| Capacitance between horizontal transfer clocks        | $C\phi_{HH}$               |      | 47   |      | pF       |         |
| Capacitance between reset gate clock and GND          | $C\phi_{RG}$               |      | 5    |      | pF       |         |
| Vertical transfer clock series resistor               | $R_1, R_3$                 |      | 51   |      | $\Omega$ |         |
|   | $R_2, R_4$                 |      | 100  |      | $\Omega$ |         |
| Vertical transfer clock ground resistor               | $R_{GND}$                  |      | 15   |      | $\Omega$ |         |
| Horizontal transfer clock series resistor             | $R\phi_H$                  |      | 10   |      | $\Omega$ |         |
| Reset gate clock series resistor                      | $R\phi_{RG}$               |      | 40   |      | $\Omega$ |         |



**Vertical transfer clock equivalent circuit**




**Horizontal transfer clock equivalent circuit**




**Reset gate clock equivalent circuit**

Drive Clock Waveform Conditions


(1) Readout clock waveform




(2) Vertical transfer clock waveform



(3) Horizontal transfer clock waveform



(4) Reset gate clock waveform



$V_{RGLH}$  is the maximum value and  $V_{RGLL}$  is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.


In addition,  $V_{RGL}$  is the average value of  $V_{RGLH}$  and  $V_{RGLL}$ .

$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming  $V_{RGH}$  is the minimum value during the interval  $t_{wh}$ , then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

(5) Substrate clock waveform



**Clock Switching Characteristics**

| Item                      | Symbol   | twh  |      |      | twl  |      |      | tr   |       |      | tf    |       |      | Unit          | Remarks                           |
|---------------------------|--|------|------|------|------|------|------|------|-------|------|-------|-------|------|---------------|-----------------------------------|
|                           |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ.  | Max. | Min.  | Typ.  | Max. |               |                                   |
| Readout clock             | $V_T$  | 2.3  | 2.5  |      |      |      |      |      | 0.5   |      |       | 0.5   |      | $\mu\text{s}$ | During readout                    |
| Vertical transfer clock   | $V_{\phi 1}, V_{\phi 2}, V_{\phi 3}, V_{\phi 4}$ |      |      |      |      |      |      |      |       |      | 0.015 |       | 0.25 | $\mu\text{s}$ | *1                                |
| Horizontal transfer clock | $H_{\phi}$                                       | 37   | 41   |      | 38   | 42   |      |      | 12    | 15   | *2    | 10    | 15   | ns            | During imaging                    |
| Horizontal transfer clock | $H_{\phi 1}$                                     |      | 5.6  |      |      |      |      |      | 0.012 |      |       | 0.012 |      | $\mu\text{s}$ | During parallel-serial conversion |
| Horizontal transfer clock | $H_{\phi 2}$                                     |      |      |      |      | 5.6  |      |      | 0.012 |      |       | 0.012 |      | $\mu\text{s}$ | During parallel-serial conversion |
| Reset gate clock          | $\phi_{RG}$                                      | 11   | 15   |      | 75   | 79   |      |      | 6.5   |      |       | 4.5   |      | ns            |                                   |
| Substrate clock           | $\phi_{SUB}$                                     | 1.5  | 2.0  |      |      |      |      |      |       | 0.5  |       |       | 0.5  | $\mu\text{s}$ | During drain charge               |

\*1 When vertical transfer clock driver CXD1250 is used.

\*2  $t_f \geq t_r - 2\text{ns}$




Image Sensor Characteristics


(Ta = 25°C)

| Item                                     | Symbol       | Min. | Typ.  | Max.  | Unit | Measurement method | Remarks       |
|--|--------------|------|-------|-------|------|--------------------|---------------|
| Sensitivity                              | S            | 510  | 630   |       | mV   | 1                  |               |
| Saturation signal                        | Ysat         | 630  |       |       | mV   | 2                  | Ta = 60°C     |
| Smear                                    | Sm           |      | 0.005 | 0.007 | %    | 3                  |               |
| Video signal shading                     | SHy          |      |       | 20    | %    | 4                  | Zone 0, I     |
|  |              |      |       | 25    | %    | 4                  | Zone 0 to II' |
| Uniformity between video signal channels | $\Delta Sr$  |      |       | 10    | %    | 5                  |               |
|  | $\Delta Sb$  |      |       | 10    | %    | 5                  |               |
| Dark signal                              | Ydt          |      |       | 2     | mV   | 6                  | Ta = 60°C     |
| Dark signal shading                      | $\Delta Ydt$ |      |       | 1     | mV   | 7                  | Ta = 60°C     |
| Flicker Y                                | Fy           |      |       | 2     | %    | 8                  |               |
| Flicker R-Y                              | Fcr          |      |       | 5     | %    | 8                  |               |
| Flicker B-Y                              | Fcb          |      |       | 5     | %    | 8                  |               |
| Line crawl R                             | Lcr          |      |       | 3     | %    | 9                  |               |
| Line crawl G                             | Lcg          |      |       | 3     | %    | 9                  |               |
| Line crawl B                             | Lcb          |      |       | 3     | %    | 9                  |               |
| Line crawl W                             | Lcw          |      |       | 3     | %    | 9                  |               |
| Lag                                      | Lag          |      |       | 0.5   | %    | 10                 |               |

Zone Definition of Video Signal Shading



Measurement System




Note) Adjust the amplifier gain so that the gain between [\*A] and [\*Y] and between [\*A] and [\*C] equal 1.

**Image Sensor Characteristics Measurement Method**

◎ **Measurement conditions**

- 1) In the following measurements, the substrate voltage and the reset gate clock voltage are set to the values indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system.

◎ **Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals**



**Color Coding Diagram**

As shown in the left figure, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field. (pairs such as B in the B field)

As a result, the sequence of charges output as signals from the horizontal shift register (Hreg) is, for line A1, (G + Cy), (Mg + Ye), (G + Cy), and (Mg + Ye).

These signals are processed to form the Y signal and chroma (color difference) signal. The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation:

$$Y = \{(G + Cy) + (Mg + Ye)\} \times 1/2$$

$$= 1/2 \{2B + 3G + 2R\}$$

is used for the Y signal, and the approximation:

$$R - Y = \{(Mg + Ye) - (G + Cy)\}$$

$$= \{2R - G\}$$

is used for the chroma (color difference) signal. For line A2, the signals output from Hreg in sequence are

$$(Mg + Cy), (G + Ye), (Mg + Cy), (G + Ye).$$

The Y signal is formed from these signals as follows:

$$Y = \{(G + Ye) + (Mg + Cy)\} \times 1/2$$

$$= 1/2 \{2B + 3G + 2R\}$$

This is balanced since it is formed in the same way as for line A1.

In a like manner, the chroma (color difference) signal is approximated as follows:

$$-(B - Y) = \{(G + Ye) - (Mg + Cy)\}$$

$$= -\{2B - G\}$$

In other words, the chroma signal can be retrieved according to the sequence of lines from R - Y and -(B - Y) in alternation. This is also true for the B field.

## ◎ Definition of standard imaging conditions

### 1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m<sup>2</sup>, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

### 2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the Y signal (Ys) at the center of the screen and substitute the value into the following formula.

$$S = Y_s \times \frac{250}{50} \text{ [mV]}$$

#### 2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of the Y signal output, 200mV, measure the minimum value of the Y signal.

#### 3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the Y signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value YSm [mV] of the Y signal output and substitute the value into the following formula.

$$S_m = \frac{Y_{Sm}}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [%]} \text{ (1/10V method conversion value)}$$

#### 4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Y signal output is 200mV. Then measure the maximum (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal and substitute the values into the following formula.

$$SH_y = (Y_{max} - Y_{min})/200 \times 100 \text{ [%]}$$

#### 5. Uniformity between video signal channels

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the maximum (Crmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV]) values of the R – Y and B – Y channels of the chroma signal and substitute the values into the following formula.

$$\Delta S_r = |(C_{rmax} - C_{rmin})/200| \times 100 \text{ [%]}$$

$$\Delta S_b = |(C_{bmax} - C_{bmin})/200| \times 100 \text{ [%]}$$

#### 6. Dark signal

Measure the average value of the Y signal output (Ydt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading

After measuring 6, measure the maximum ( $Y_{dmax}$  [mV]) and minimum ( $Y_{dmin}$  [mV]) values of the Y signal output and substitute the values into the following formula.

$$\Delta Y_{dt} = Y_{dmax} - Y_{dmin} \text{ [mV]}$$

8. Flicker

1)  $F_y$

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the difference in the signal level between fields ( $\Delta Y_f$  [mV]). Then substitute the value into the following formula.

$$F_y = (\Delta Y_f / 200) \times 100 \text{ [%]}$$

2)  $F_{cr}$ ,  $F_{cb}$

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, insert an R or B filter, and then measure both the difference in the signal level between fields of the chroma signal ( $\Delta C_r$ ,  $\Delta C_b$ ) as well as the average value of the chroma signal output ( $C_{Ar}$ ,  $C_{Ab}$ ). Substitute the values into the following formula.

$$F_{ci} = (\Delta C_i / C_{Ai}) \times 100 \text{ [%]} \text{ (i = r, b)}$$

9. Line crawls


Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field ( $\Delta Y_{lw}$ ,  $\Delta Y_{lr}$ ,  $\Delta Y_{lg}$ ,  $\Delta Y_{lb}$  [mV]). Substitute the values into the following formula.

$$L_{ci} = (\Delta Y_{li} / 200) \times 100 \text{ [%]} \text{ (i = w, r, g, b)}$$


10. Lag

Adjust the Y signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal ( $Y_{lag}$ ). Substitute the value into the following formula.

$$Lag = (Y_{lag} / 200) \times 100 \text{ [%]}$$




Drive Circuit




**Spectral Sensitivity Characteristics**


(Includes lens characteristics, excludes light source characteristics)




**Sensor Readout Clock Timing Chart**



Drive Timing Chart (Vertical sync)



Drive Timing Chart (Horizontal sync)





**Notes on Handling**

## 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.  
Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

## 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

## 3) Dust and dirt protection

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.


4) Do not expose to strong light (sun rays) for long periods, color filters will be discolored.

5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.

6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.

Package Outline Unit: mm

16pin DIP (450mil)



1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference.
3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
4. The center of the effective image area relative to "B" and "B" is (H, V) = (6.1, 5.7) ± 0.15mm.
5. The rotation angle of the effective image area relative to H and V is ± 1°.
6. The height from the bottom "C" to the effective image area is 1.41 ± 0.10mm. The height from the top of the cover glass "D" to the effective image area is 1.94 ± 0.15mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.

PACKAGE STRUCTURE

|                  |              |
|------------------|--------------|
| PACKAGE MATERIAL | Plastic      |
| LEAD TREATMENT   | GOLD PLATING |
| LEAD MATERIAL    | 42 ALLOY     |
| PACKAGE WEIGHT   | 0.9g         |