## 4.1 cm (1.6-inch) LCD Panel (with microlens)

## For the availability of this product, please contact the sales office.

## Description

The LCX021AM is a 4.1 cm diagonal active matrix TFT-LCD panel addressed by polycrystalline silicon super thin film transistors with built-in peripheral driving circuit. This panel allows full-color representation without color filters through the use of a microlens. The striped arrangement suitable for data projectors is capable of displaying fine text and vertical lines.
The adoption of an advanced on-chip black matrix
 realizes high picture quality by incorporating a high luminance screen, cross-talk free and ghost free circuits.
This panel has a polysilicon TFT high-speed scanner and built-in function to display images up/down and/or right/left inverse. The built-in 5 V interface circuit leads to lower voltage of timing and control signals.
The panel contains an active area variable circuit which supports SVGA 4:3/PC98*1 8:5 data signals by changing the active area according to the type of input signal.
*1 "PC98" is a trademark of NEC Corporation.

## Features

- The number of active dots: 1,456,000 (1.6-inch; 4.1 cm in diagonal)
- Supports SVGA $(804 \times 3 \times 604)$ and PC98*1 $(804 \times 3 \times 500)$
- Effective aperture ratio: $70 \%$ (reference value)
- Built-in cross talk free and ghost free circuits
- High contrast ratio with normally white mode: 150 (typ.)
- Built-in H and V drivers (built-in input level conversion circuit, 5 V driving possible)
- Up/down and/or right/left inverse display function


## Element Structure

- Dots: $804 \times 3(\mathrm{H}) \times 604(\mathrm{~V})=1,456,848$
- Built-in peripheral driver using polycrystalline silicon super thin film transistors


## Applications

- Liquid crystal data projectors
- Liquid crystal projectors
- Liquid crystal rear projection TV, etc. any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

| Absolute Maximum Ratings (Vss $=0 \mathrm{~V}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| - H driver supply voltage | HVdd | -1.0 to +20 | V |
| - V driver supply voltage | VVdd | -1.0 to +20 | V |
| - Common pad voltage | COM | -1.0 to +17 | V |
| - H shift register input pin voltage | $\begin{aligned} & \text { HST, HCK1, HCK2, } \\ & \text { RGT } \end{aligned}$ | -1.0 to +17 | V |
| - V shift register input pin voltage | VST, VCK, PCG, <br> BLK, ENB, DWN, MODE | -1.0 to +17 | V |
| - Video signal input pin voltage | SIGB1, SIGB2, SIGB3, SIGB4, SIGB5, SIGB6, SIGG1, SIGG2, SIGG3, SIGG4, SIGG5, SIGG6, SIGR1, SIGR2, SIGR3, SIGR4, SIGR5, SIGR6, PSIGB, PSIGG, PSIGR | -1.0 to +15 | V |
| - Operating temperature | Topr | -10 to +70 | ${ }^{\circ} \mathrm{C}$ |
| - Storage temperature | Tstg | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |

Operating Conditions (Vss = 0V)

- Supply voltage

HVdd $\quad 15.5 \pm 0.5 \mathrm{~V}$
VVDD $\quad 15.5 \pm 0.5 \mathrm{~V}$

- Input pulse voltage (Vp-p of all input pins except video signal and uniformity improvement signal input pins)

Vin $\quad 5.0 \pm 0.5 \mathrm{~V}$

## Pin Description

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | Description | Pin | Symbol | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | NC | Leave this pin open. | 21 | SIGR4 | Video signal R4 to panel |
| 2 | NC | Leave this pin open. | 22 | SIGR5 | Video signal R5 to panel |
| 3 | PSIGB | Blue uniformity improvement signal | 23 | SIGR6 | Video signal R6 to panel |
| 4 | PSIGG | Green uniformity improvement signal | 24 | HVdd | Power supply for H driver |
| 5 | PSIGR | Red uniformity improvement signal | 25 | RGT | Drive direction pulse for $V$ shift register (H: normal, L: reverse) |
| 6 | SIGB1 | Video signal B1 to panel | 26 | HST | Start pulse for H shift register drive |
| 7 | SIGB2 | Video signal B2 to panel | 27 | HCK1 | Clock pulse 1 for H shift register drive |
| 8 | SIGB3 | Video signal B3 to panel | 28 | HCK2 | Clock pulse 2 for H shift register drive |
| 9 | SIGB4 | Video signal B4 to panel | 29 | Vss | GND (H, V drivers) |
| 10 | SIGB5 | Video signal B5 to panel | 30 | BLK | Black frame display pulse |
| 11 | SIGB6 | Video signal B6 to panel | 31 | ENB | Enable pulse for gate selection |
| 12 | SIGG1 | Video signal G1 to panel | 32 | VCK | Clock pulse for V shift register drive |
| 13 | SIGG2 | Video signal G2 to panel | 33 | VST | Start pulse for V shift register drive |
| 14 | SIGG3 | Video signal G3 to panel | 34 | DWN | Drive direction pulse for V shift register (H: normal, L: reverse) |
| 15 | SIGG4 | Video signal G4 to panel | 35 | PCG | Improvement pulse for uniformity |
| 16 | SIGG5 | Video signal G5 to panel | 36 | MODE | Display area switching <br> (H: SVGA, L: PC98) |
| 17 | SIGG6 | Video signal G6 to panel | 37 | VVdo | Power supply for V driver |
| 18 | SIGR1 | Video signal R1 to panel | 38 | TEST | Test; Open |
| 19 | SIGR2 | Video signal R2 to panel | 39 | COM | Common voltage of panel |
| 20 | SIGR3 | Video signal R3 to panel | 40 | NC | Leave this pin open. |

Note) RGB video signals of Pins 6 to 23 is an example. The order of RGB can be changed.

## Input Equivalent Circuit

To prevent static charges, protective diodes are provided for each pin except the power supplies. In addition, protective resistors are added to all pins except video signal inputs. All pins are connected to Vss with a high resistor of $1 \mathrm{M} \Omega$ (typ.). The equivalent circuit of each input pin is shown below: (The resistor value: typ.)
(1) SIGB1, SIGB2, SIGB3, SIGB4, SIGB5, SIGB6, SIGG1, SIGG2, SIGG3, SIGG4, SIGG5, SIGG6, SIGR1, SIGR2, SIGR3, SIGR4, SIGR5, SIGR6, PSIGB, PSIGG, PSIGR

(2) HCK1, HCK2

(3) RGT

(4) HST

(5) PCG, VCK

(6) VST, BLK, ENB, DWN, MODE

(7) COM


## Input Signals

1. Input signal voltage conditions $(\mathrm{Vss}=0 \mathrm{~V})$

| Item |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H shift register input voltage HST, HCK1, HCK2, RGT | (Low) | VHIL | -0.5 | 0.0 | 0.4 | V |
|  | (High) | VHIH | 4.5 | 5.0 | 5.5 | V |
| V shift register input voltage MODE, BLK, VST, VCK, PCG, ENB, DWN | (Low) | VVIL | -0.5 | 0.0 | 0.4 | V |
|  | (High) | VVIH | 4.5 | 5.0 | 5.5 | V |
| Video signal center voltage |  | VVC | 6.8 | 7.0 | 7.2 | V |
| Video signal input range*1 |  | Vsig | VVC - 4.5 | 7.0 | VVC + 4.5 | V |
| Common voltage of panel*2 |  | Vcom | VVC-0.5 | VVC - 0.4 | VVC - 0.3 | V |
| Uniformity improvement signal input voltage (PSIGB, PSIGG, PSIGR)*3 |  | Vpsig | VVC $\pm 4.3$ | VVC $\pm 4.5$ | VVC $\pm 4.7$ | V |

*1 Video input signal shall be symmetrical to VVC.
*2 The typical value of the common pad voltage may lower its suitable voltage according to the set construction to use. In this case, use the voltage of which has maximum contrast as typical value. When the typical value is lowered, the maximum and minimum values may lower.
*3 Input a uniformity improvement signals PSIGB, PSIGG and PSIGR in the same polarity with video signals SIGB1 to 6, SIGG1 to 6 and SIGR1 to 6 and which is symmetrical to VVC. Also, the rising and falling of PSIGB, PSIGG and PSIGR are synchronized with the rising of PCG pulse, and the rise time trPSIG and fall time tfPSIG are suppressed within 800 ns (as shown in a diagram below). PSIGB, PSIGG and PSIGR may change its suitable input voltage according to the drive conditions.

Uniformity Improvement Signals PSIGB, PSIGG and PSIGR Input Waveform


## Level Conversion Circuit

The LCX021AM has a built-in level conversion circuit in the clock input unit on the panel. The input signal level increases to HVdd or VVdd. The Vcc of external ICs are applicable to $5 \pm 0.5 \mathrm{~V}$.
2. Clock timing conditions $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
(SVGA mode: $\mathrm{fHCKn}=4.0 \mathrm{MHz}, \mathrm{fVCK}=24.0 \mathrm{kHz}$ )

|  | Item | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HST | Hst rise time | trHst | - | - | 30 | ns |
|  | Hst fall time | tfHst | - | - | 30 |  |
|  | Hst data set-up time | tdHst | 50 | 60 | 70 |  |
|  | Hst data hold time | thHst | 50 | 60 | 70 |  |
| HCK | Hckn rise time*4 | trHckn | - | - | 30 |  |
|  | Hckn fall time*4 | tfHckn | - | - | 30 |  |
|  | Hck1 fall to Hck2 rise time | to1Hck | -15 | 0 | 15 |  |
|  | Hck1 rise to Hck2 fall time | to2Hck | -15 | 0 | 15 |  |
| VST | Vst rise time | trVst | - | - | 100 |  |
|  | Vst fall time | tfVst | - | - | 100 |  |
|  | Vst data set-up time | tdVst | 5 | 10 | 15 | $\mu \mathrm{s}$ |
|  | Vst data hold time | thVst | 5 | 10 | 15 |  |
| VCK | Vck rise time | trVck | - | - | 100 | ns |
|  | Vck fall time | tfVck | - | - | 100 |  |
| ENB | Enb rise time | trEnb | - | - | 100 |  |
|  | Enb fall time | tfEnb | - | - | 100 |  |
|  | Vck rise/fall to Enb rise time | toEnb | 400 | 500 | - |  |
|  | Horizontal video period completed to Enb fall time | tdEnb | 900 | 1000 | - |  |
|  | Enb fall to Pcg rise time | toPcg | 630 | 700 | - |  |
| PCG | Pcg rise time | trPcg | - | - | 30 |  |
|  | Pcg fall time | tfPcg | - | - | 30 |  |
|  | Pcg rise to Vck rise/fall time | toVck | 0 | 1000 | 1100 |  |
|  | Pcg pulse width | twPcg | 1100 | 1200 | 1300 |  |
| BLK | Blk rise time | trBlk | - | - | 100 |  |
|  | Blk fall time | tfBlk | - | - | 100 |  |
|  | Blk fall to Vst rise time | toVst | 1 | - | 2 | line |
|  | Blk pulse width | twBIk | 1 | - | - |  |

[^0]<Horizontal Shift Register Driving Waveform>

| Item |  | Symbol | Waveform | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| HST | Hst rise time Hst fall time | trHst tfHst |  | - Hckn*3 duty cycle 50\% to1Hck $=0 \mathrm{~ns}$ to2Hck $=0 \mathrm{~ns}$ |
|  | Hst data set-up time Hst data hold time | tdHst thHst |  | - Hckn*3 duty cycle 50\% to $1 \mathrm{Hck}=0 \mathrm{~ns}$ to2Hck $=0 \mathrm{~ns}$ |
| HCK | Hckn rise time*3 Hckn fall time*3 | trHckn tfHckn |  | - Hckn*3 duty cycle 50\% to1Hck $=0 \mathrm{~ns}$ to2Hck $=0 \mathrm{~ns}$ |
|  | Hck1 fall to Hck2 rise time Hck1 rise to Hck2 fall time | to1Hck to2Hck |  |  |

*5 Definitions: The right-pointing arrow ( $\bullet$ ) means +.
The left-pointing arrow ( $\bullet$ ) means - .
The black dot at an arrow ( • ) indicates the start of measurement.
<Vertical Shift Register Driving Waveform>

| Item |  | Symbol | Waveform | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| VST | Vst rise time <br> Vst fall time | trVst <br> tfVst |  |  |
|  | Vst data set-up time <br> Vst data hold time | tdVst thVst |  |  |
| VCK | Vck rise time <br> Vck fall time | trVck tfVck |  |  |
| ENB | Enb rise time <br> Enb fall time | trEnb tfEnb |  |  |
|  | Vck rise/fall to Enb rise time <br> Enb pulse width | toEnb <br> twEnb |  |  |
| PCG*6 | Pcg rise time <br> Pcg fall time <br> Pcg rise to Vck rise/fall time <br> Pcg pulse width | trPcg <br> tfPcg <br> toVck <br> trPcg |  |  |
| BLK | Blk rise time <br> Blk fall time <br> Blk fall to Vst rise time <br> Blk pulse width | twBIk <br> tfBlk <br> toVst <br> twBlk |  |  |

*6 Input the pulse obtained by taking the OR of the above pulse (PCG) and BLK to the PCG input pin.

Electrical Characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{HVDD}=15.5 \mathrm{~V}, \mathrm{VVDD}=15.5 \mathrm{~V}\right)$

1. Horizontal drivers

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |

## 2. Vertical drivers

| Item | Symbol | Min. | Typ. | Max. | Unit | Conditions |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Input pin capacitance | VCK | CVck | - | 12 | 17 | pF |  |
|  | VST | CVst | - | 12 | 17 | pF |  |
| Input pin current | VCK |  | -1000 | -150 | - | $\mu \mathrm{A}$ | VCK = GND |
| PCG, VST, ENB, DWN, BLK, MODE |  | -150 | -30 | - | $\mu \mathrm{A}$ | PCG, VST, ENB, DWN, <br> BLK, MODE $=$ GND |  |
| Current consumption | IV | - | 3.0 | 6.0 | mA | VCK: (24.0kHz) |  |

## 3. Total power consumption of the panel

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Total power consumption of the <br> panel (SVGA) | PWR | - | 250 | 400 | mW |

## 4. Pin input resistance

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Pin - Vss input resistance | Rpin | 0.4 | 1 | - | $\mathrm{M} \Omega$ |

## 5. Uniformity improvement signal

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input pin capacitance for uniformity <br> improvement signal | CPSIGo | - | 10 | 15 | nF |

Electro-optical Characteristics
(SVGA mode)

| Item |  |  | Symbol | Measurement method | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Contrast ratio |  | $25^{\circ} \mathrm{C}$ | CR | 1 | 100 | 150 | - | - |
| Effective apeature ratio |  | $25^{\circ} \mathrm{C}$ | Teff | 2 | - | 70 | - | \% |
| V-T characteristics | V90 | $25^{\circ} \mathrm{C}$ | RV90-25 | 3 | 1.3 | 1.6 | 2.0 | V |
|  |  |  | GV90-25 |  | 1.4 | 1.8 | 2.2 |  |
|  |  |  | BV90-25 |  | 1.5 | 1.9 | 2.3 |  |
|  |  | $60^{\circ} \mathrm{C}$ | RV90-60 |  | 1.3 | 1.6 | 1.9 |  |
|  |  |  | GV90-60 |  | 1.3 | 1.7 | 2.0 |  |
|  |  |  | BV90-60 |  | 1.4 | 1.8 | 2.2 |  |
|  | $V_{50}$ | $25^{\circ} \mathrm{C}$ | RV50-25 |  | 1.7 | 2.0 | 2.3 |  |
|  |  |  | GV50-25 |  | 1.8 | 2.1 | 2.4 |  |
|  |  |  | BV $\mathrm{V}_{5-25}$ |  | 1.9 | 2.2 | 2.5 |  |
|  |  | $60^{\circ} \mathrm{C}$ | RV50-60 |  | 1.7 | 1.9 | 2.2 |  |
|  |  |  | GV50-60 |  | 1.7 | 2.0 | 2.3 |  |
|  |  |  | BV $\mathrm{V}_{5-60}$ |  | 1.8 | 2.1 | 2.4 |  |
|  | V10 | $25^{\circ} \mathrm{C}$ | RV10-25 |  | 2.3 | 2.6 | 2.9 |  |
|  |  |  | GV10-25 |  | 2.4 | 2.7 | 3.0 |  |
|  |  |  | BV ${ }_{10-25}$ |  | 2.5 | 2.8 | 3.1 |  |
|  |  | $60^{\circ} \mathrm{C}$ | RV10.60 |  | 2.3 | 2.5 | 2.8 |  |
|  |  |  | GV10-60 |  | 2.3 | 2.6 | 2.9 |  |
|  |  |  | BV10-60 |  | 2.3 | 2.7 | 3.0 |  |
| Response time | ON time | $0^{\circ} \mathrm{C}$ | ton0 | 4 | - | 30 | 80 |  |
|  |  | $25^{\circ} \mathrm{C}$ | ton25 |  | - | 12 | 40 |  |
|  | OFF time | $0^{\circ} \mathrm{C}$ | toff0 |  | - | 100 | 200 |  |
|  |  | $25^{\circ} \mathrm{C}$ | toff25 |  | - | 30 | 70 |  |
| Flicker |  | $60^{\circ} \mathrm{C}$ | F | 5 | - | -65 | -40 | dB |
| Image retention time |  | $25^{\circ} \mathrm{C}$ | YT60 | 6 | - | - | - | s |
| Cross talk |  | $25^{\circ} \mathrm{C}$ | CTK | 7 | - | - | 5 | \% |

## Reflection Preventive Processing

When a phase substrate which rotates the polarization axis is used to adjust to the polarization direction of a polarization screen or prism, use a phase substrate with reflection preventive processing on the surface. This prevents characteristic deterioration caused by luminous reflection.
<Electro-optical Characteristics Measurement>
Basic measurement conditions
(1) Driving voltage
$H V D D=15.5 \mathrm{~V}, \mathrm{VV} D \mathrm{~F}=15.5 \mathrm{~V}$,
$\mathrm{VVC}=7.0 \mathrm{~V}$, $\mathrm{Vcom}=6.6 \mathrm{~V}$
(2) Measurement temperature $25^{\circ} \mathrm{C}$ unless otherwise specified.
(3) Measurement point One point in the center of the screen unless otherwise specified.
(4) Measurement systems

Two types of measurement systems are used as shown below.
5) Video input signal voltage (Vsig)

Vsig $=7.0 \pm$ VAC [V]
(VAC: signal amplitude)
100W lamp angle distribution


- Measurement system II


Optical fiber
Light Detector Measurement
Equipment

## Drive Circuit

$\square$ LCD panel

## Light

 Source
## 1. Contrast ratio

Contrast Ratio (CR) is given by the following formula (1).

$$
\begin{equation*}
\mathrm{CR}=\frac{\mathrm{L} \text { (White) }}{\mathrm{L} \text { (Black) }} . \tag{1}
\end{equation*}
$$

$L$ (White): Surface luminance of the TFT-LCD panel at the input signal amplitude VAC $=0.5 \mathrm{~V}$
L (Black): Surface luminance of the panel at $\mathrm{VAC}=4.5 \mathrm{~V}$
Both luminosities are measured by System I.

## 2. Effective aperture ratio

Measure the luminances below on the screen in System I, and calculate the effective aperture ratio using the following formula (2).

$$
\frac{\text { Luminance for panel with microlens }}{\text { Luminance for panel without microlens }} \times(\text { TFT aperture ratio }) \times 100[\%] \ldots \text { (2) }
$$

## 3. V-T characteristics

V-T characteristics, or the relationship between signal amplitude and the transmittance of the panels, are measured by System II by inputting the same signal amplitude $\mathrm{V}_{\mathrm{AC}}$ to each input pin. $\mathrm{V}_{90}$, $\mathrm{V}_{50}$, and $\mathrm{V}_{10}$ correspond to the voltages which define $90 \%$, $50 \%$, and $10 \%$ of transmittance respectively.
The angles of incidence for $R, G$ and $B$ are as shown in the diagram below.


Red: Center: Vertical
Green: Left: $\quad 6.0 \pm 0.5^{\circ}$
Blue: Right: $6.0 \pm 0.5^{\circ}$


## 4. Response time

Response time ton and toff are defined by formulas (3) and (4) respectively.

$$
\begin{equation*}
\text { ton }=\mathrm{t} 1-\mathrm{tON} \tag{3}
\end{equation*}
$$

toff $=\mathrm{t} 2-\mathrm{tOFF}$
t1: time which gives $10 \%$ transmittance of the panel.
t2: time which gives $90 \%$ transmittance of the panel.
The relationships between $\mathrm{t} 1, \mathrm{t} 2, \mathrm{tON}$ and tOFF are shown in the right figure.

Input signal voltage (Waveform applied to the measured pixels)


## 5. Flicker

Flicker ( $F$ ) is given by the formula (5). DC and AC (SVGA:30Hz, rms) components of the panel output signal for gray raster* mode are measured by a DC voltmeter and a spectrum analyzer in system II.

$$
\mathrm{F}[\mathrm{~dB}]=20 \log \left\{\frac{\mathrm{AC} \text { component }}{\mathrm{DC} \text { component }}\right\} \ldots(5)
$$

* Each input signal voltage for gray raster mode is given by $\mathrm{Vsig}=7.0 \pm \mathrm{V}_{50}[\mathrm{~V}$ ] where: $\mathrm{V}_{50}$ is the signal amplitude which gives $50 \%$ of transmittance in V-T characteristics.


## 6. Image retention time

Apply the monoscope signal to the LCD panel for 60 minutes and then change this signal to the gray scale of $V$ sig $=7.0 \pm V_{A C}\left(V_{A C}: 3\right.$ to $4 V$ ). Judging by sight at the $V_{A C}$ that holds the maximum image retention, measure the time till the residual image becomes indistinct.

* Monoscope signal conditions:

Vsig $=7.0 \pm 4.5$ or $\pm 2.0$ [V]
(shown in the right figure)
Vcom $=6.6 \mathrm{~V}$


Vsig waveform

## 7. Cross talk

Cross talk is determined by the luminance differences between adjacent areas represented by Wi' and Wi $(\mathrm{i}=1$ to 4$)$ around a black window (Vsig $=4.5 \mathrm{~V} / 1 \mathrm{~V}$ ).


$$
\text { Cross talk value CTK }=\left|\frac{\mathrm{Wi}-\mathrm{Wi}}{\mathrm{Wi}}\right| \times 100[\%]
$$

## Viewing Angle Characteristics (Typical Value)




9

1. Dot arrangement
The dots are arranged in a stripe. The shaded area is used for the dark border around the display.

Note) This RGB pixel arrangement agree with the items mentioned in the Pin Description. This RGB arrangement can be changed according to input signals.

## 2. LCD panel operations

## [Description of basic operations]

- A vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to every 604 gate lines sequentially in a single horizontal scanning period (in SVGA mode).
- A horizontal driver, which consists of horizontal shift registers, gates and CMOS sample-and-hold circuits, applies selected pulses to every $804 \times 3$ signal electrodes sequentially in a single horizontal scanning period. These pulses are used to supply the sampled video signal to the row signal lines.
- Vertical and horizontal shift registers address one pixel, and then turn on Thin Film Transistors (TFTs; two TFTs) to apply a video signal to the dot. The same procedures lead to the entire $604 \times 804 \times 3$ dots to display a picture in a single vertical scanning period.
- The data and video signals shall be input with the 1 H -inverted system.


## [Description of operating mode]

This LCD panel can change the active area by displaying a black frame to support various computer or video signals. The active area is switched by MODE. However, the center of the screen is not changed. The active area setting modes are shown below.

| MODE | Display mode |
| :---: | :---: |
| $H$ | SVGA <br> $804 \times 3 \times 604$ |
| L | PC98 <br> $804 \times 3 \times 500$ |

This LCD panel has the following functions to easily apply to various uses, as well as various broadcasting systems.

- Right/left inverse mode
- Up/down inverse mode

These modes are controlled by two signals (RGT and DWN). The right/left and/or up/down setting modes are shown below:

| RGT | Mode |
| :---: | :--- |
| H | Right scan |
| L | Left scan |


| DWN | Mode |
| :---: | :--- |
| $H$ | Down scan |
| L | Up scan |

Right/left and/or up/down mean the direction when the Pin 1 marking is located at the right side with the pin block upside.

To locate the active area in the center of the panel in each mode, polarity of the start pulse and clock phase for both the H and V systems must be varied. The phase relationship between the start pulse and the clock for each mode is shown on the following pages.

## (1) Vertical direction display cycle

## (1.1) SVGA



## (1.2) PC98



## (2) Horizontal direction display cycle

## (2.1) $\mathrm{SVGA} / \mathrm{PC} 98, \mathrm{RGT}=\mathrm{H}$



## (2.2) $\operatorname{SVGA} / P C 98, R G T=L$



## 3. 18 -dot simultaneous sampling

The horizontal shift register samples SIGB1 to SIGB6, SUGG1 to SIGG6 and SIGR1 to SIGR6 signals simultaneously. This requires phase matching between signals SIGB1 to SIGB6, SIGG1 to SIGG6 and SIGR1 to SIGR6 to prevent the horizontal resolution from deteriorating. Thus phase matching between each signal is required using an external signal delaying circuit before applying the video signal to the LCD panel.

The block diagram of the delaying procedure using simple-and-hold method is as follows. The following phase relationship diagram indicates the phase setting for right scan (RGT = High level). For left scan (RGT = Low level), the phase settings for signals SIGB1 to SIGB6, SIGG1 to SIGG6 and SIGR1 to SIGR6 are exactly reversed.

<Phase relationship of delaying sample-and-hold pulses> (right scan)


## Display System Block Diagram

An example of display system is shown below.


## Optical Characteristics

## 1. Microlens outline

The LCX021AM has a single built-in microlens on the substrate side facing the TFT for the three TFT panel picture elements. This microlens serves the following purposes.
(1) The microlens converges the incident light striking the LCD panel to the dot aperture in order to improve the effective aperture ratio and increase the display brightness.
(2) The microlens provides a color representation by distributing the light flux for each of the three primary colors R, G and B which strike the panel at different angles to the dot apertures corresponding to each color.
This allows the light utilization efficiency to be improved by eliminating the light absorption by the color filter, which had been unavoidable with conventional single panel projectors.

## 2. Recommended lighting conditions

In order to bring out the full light converging effects of the microlens and provide a color representation with high color purity, the following lighting is recommended.
(1) The incident light angle of the three primary colors should be as shown in the figure below. The center light should strike the panel from the panel normal direction, and the left and right light from angles inclined to the right and left of the panel normal direction. The design optimal angle of incidence is the range of $6.0 \pm 0.5^{\circ}$. However, the optimal angle of incidence may be altered slightly depending on the panel. Be sure to allow adjustment of the mutual angles of the dichroic mirrors so that the angle of incidence can be varied within the range of $6.0 \pm 0.5^{\circ}$.

(2) Effective light: The normal direction (center light), left light and right light noted above should strike the panel at an angle of $\pm 3.5^{\circ}$ or less. Light with a dispersion angle greater than this value will strike adjoining dot apertures and cause the color purity to worsen. (See the incident angle distribution for System I.)

## 3. Recommended projection optical system

The maximum egress light angle for light passing through the LCD is approximately $\pm 17^{\circ}$. Therefore, setting the F stop of the projection lens to about 1.7 is recommended in order to maximize the light converging effects of the microlens and provide a representation with excellent color balance. If the projection lens $F$ stop is larger than this value, the right and left light are kicked accordingly by the projection lens, thereby reducing the egress light flux to the screen and the same time shifting the white balance.

## Notes on Operation

(1) Lighting spectrum and intensity

Use only visible light with a wavelength $\lambda=415$ to 780 nm as a light source. Light with a wavelength $\lambda>$ 780 nm (infrared light) will produce unwanted temperature rises. Light with a wavelength $\lambda<415 \mathrm{~nm}$ (ultraviolet light) will produce irreversible changes in the display characteristics. To prevent this, be sure to mount UV/IR cut filters between the LCX021AM and the light source as necessary depending on the light source.
The lighting intensity should be 1 million Ix or less, and the panel surface temperature should not exceed $55^{\circ} \mathrm{C}$.
(2) Lighting optical system

Care should be taken for the following points concerning the optical system mounted on the LCX021AM.

1) Light reflected from the optical system to the panel should be $20,000 \mathrm{Ix}$ or less.
2) Particular care should be taken for the panel incident angle distribution when designing optical systems for use with the LCX021AM.
3) The panel surface temperature distribution should not exceed $10^{\circ} \mathrm{C}$.
4) Light should shine only on the effective display area within the LCD panel and not on other unnecessary locations. Leakage light may produce unwanted temperature rises.

## Notes on Handling

(1) Static charge prevention

Be sure to take the following protective measures. TFT-LCD panels are easily damaged by static charges.
a) Use non-chargeable gloves, or simply use bare hands.
b) Use an earth-band when handling.
c) Do not touch any electrodes of a panel.
d) Wear non-chargeable clothes and conductive shoes.
e) Install conductive mats on the working floor and working table.
f) Keep panels away from any charged materials.
g) Use ionized air to discharge the panels.
(2) Protection from dust and dirt
a) Operate in a clean environment.
b) When delivered, a surface of a panel (glass panel) is covered by a protective sheet.

Peel off the protective sheet carefully not to damage the glass panel.
c) Do not touch the surface of the glass panel. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave a stain on the surface.
d) Use ionized air to blow off dust at the glass panel.
(3) Other handling precautions
a) Do not twist or bend the flexible PC board especially at the connecting region because the board is easily deformed.
b) Do not drop a panel.
c) Do not twist or bend a panel or panel frame.
d) Keep a panel away from heat source.
e) Do not dampen a panel with water or other solvents.
f) Avoid to store or to use a panel in a high temperature or in a high humidity, which may result in panel damages.
g) Minimum radius of bending curvature for a flexible substrate must be 1 mm .
h) Torque required to tighten screws on a panel must be $3 \mathrm{~kg} \cdot \mathrm{~cm}$ or less.
i) Use appropriate filter to protect a panel.
j) Do not pressure the portion other than mounting hole (cover).

Package Outline Unit: mm


The rotation angle of the active area relative to H and V is $\pm 1^{\circ}$.
weight 48 g


[^0]:    *4 Hckn means Hck1 and Hck2.

