SONY

LCX026ALE

2.3cm (0.9-inch) Black-and-White LCD Panel

Description

The LCX026ALE is a 2.3cm diagonal active matrix TFT-LCD panel addressed by polycrystalline silicon super thin film transistors with a built-in peripheral driving circuit. Use of three LCX026ALE panels provides a full-color representation. The striped arrangement suitable for data projectors is capable of displaying fine text and vertical lines.

The adoption of an advanced on-chip black matrix realizes a high luminance screen. And cross talk free circuit and ghost free circuit contribute to high picture quality.

This panel has a polysilicon TFT high-speed scanner and built-in function to display images up/down and/or right/left inverse. The built-in 5V interface circuit leads to lower voltage of timing and control signals.

The panel contains an active area variable circuit which supports SVGA/VGA/PC98^{*1} data signals by changing the active area according to the type of input signal. In addition, double-speed processed NTSC/PAL can also be supported.

*1 "PC98" is a treadmark of NEC Corporation.

Features

- Number of active dots: 485,000 (0.9-inch, 2.3cm in diagonal)
- Accepts the computer requirements of SVGA (804×604), VGA (644×484) and PC98 (644×404) platforms
- Supports NTSC (644 \times 484) and PAL (762 \times 572) by processing the video signal at double speed
- High optical transmittance: 17% (typ.)
- · Built-in cross talk free circuit and ghost free circuit
- High contrast ratio with normally white mode: 350 (typ.)
- Built-in H and V drivers (built-in input level conversion circuit, 5V driving possible)
- Up/down and/or right/left inverse display function
- High durable polarizer used
- Built-in $\lambda/2$ retardation film for blue light (V)


Element Structure

- Dots: 804 (H) × 604 (V) = 485,616
- Built-in peripheral driver using polycrystalline silicon super thin film transistors


Applications

- · Liquid crystal data projectors
- Liquid crystal projectors, etc.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Block Diagram



Absolute Maximum Ratings (Vss = 0V)

| H driver supply voltage | HVdd | -1.0 to +20 | V |
|--|-------------------------|-------------|----|
| V driver supply voltage | VVdd | -1.0 to +20 | V |
| Common pad voltage | COM | -1.0 to +17 | V |
| • H shift register input pin voltage | HST, HCK1, HCK2, | -1.0 to +17 | V |
| | RGT | | |
| • V shift register input pin voltage | VST, VCK, PCG, | -1.0 to +17 | V |
| | BLK, ENB, DWN | | |
| | MODE1, MODE2, MODE3 | | |
| Video signal input pin voltage | SIG1, SIG2, SIG3, SIG4, | -1.0 to +15 | V |
| | SIG5, SIG6, PSIG | | |
| Operating temperature | Topr | -10 to +70 | °C |
| Storage temperature | Tstg | -30 to +85 | °C |
| | | | |

Operating Conditions (Vss = 0V)

• Supply voltage

HVDD 15.5 ± 0.5V

VVDD 15.5 ± 0.5V


Input pulse voltage (Vp-p of all input pins except video signal and uniformity improvement signal input pins)
 Vin 5.0 ± 0.5V


Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
|------------|--------|--|------------|--------|--|
| 1 | PSIG | Uniformity improvement signal | 13 | HST | Start pulse for H shift register drive |
| 2 | SIG4 | Video signal 4 to panel | 14 | HCK1 | Clock pulse for H shift register drive |
| 3 | SIG3 | Video signal 3 to panel | 15 | HCK2 | Clock pulse for H shift register drive |
| 4 | SIG5 | Video signal 5 to panel | 16 | Vss | GND (H, V drivers) |
| 5 | SIG2 | Video signal 2 to panel | 17 | BLK | Black Frame display pulse |
| 6 | SIG6 | Video signal 6 to panel | 18 | ENB | Enable pulse for gate selection |
| 7 | SIG1 | Video signal 1 to panel | 19 | VCK | Clock pulse for V shift register drive |
| 8 | HVdd | Power supply for H driver | 20 | VST | Start pulse for V shift register drive |
| 9 | RGT | Drive direction pulse for H shift register (H: normal, L: reverse) | 21 | PCG | Improvement pulse for uniformity |
| 10 | MODE3 | Display area switching 3 | 22 | DWN | Drive direction pulse for V shift register (H: normal, L: reverse) |
| 11 | MODE2 | Display area switching 2 | 23 | VVdd | Power supply for V driver |
| 12 | MODE1 | Display area switching 1 | 24 | СОМ | Common voltage of panel |

Input Equivalent Circuit

To prevent static charges, protective diodes are provided for each pin except the power supplies. In addition, protective resistors are added to all pins except the video signal inputs. All pins are connected to Vss with a high resistor of $1M\Omega$ (typ.). The equivalent circuit of each input pin is shown below: (Resistance value: typ.)





-4-

Input Signals


| ltem | | Symbol | Min. | Тур. | Max. | Unit |
|--|---------------------------|--------|-----------|-----------|-----------|------|
| H shift register input voltage | (Low) | VHIL | -0.5 | 0.0 | 0.4 | V |
| HST, HCK1, HCK2, RGT | (High) | VHIH | 4.5 | 5.0 | 5.5 | V |
| V shift register input voltage MODE1, MODE2, MODE3 | (Low) | VVIL | -0.5 | 0.0 | 0.4 | V |
| BLK, VST, VCK, PCG, ENB, DWN | (High) | VVIH | 4.5 | 5.0 | 5.5 | V |
| Video signal center voltage | 1 | VVC | 6.8 | 7.0 | 7.2 | V |
| Video signal input range*1 | | Vsig | VVC – 4.5 | 7.0 | VVC + 4.5 | V |
| Common voltage of panel* | Common voltage of panel*2 | | VVC - 0.5 | VVC - 0.4 | VVC - 0.3 | V |
| Uniformity improvement sig input voltage (PSIG)*3 | Inal | Vpsig | VVC ± 4.3 | VVC ± 4.5 | VVC ± 4.7 | V |

1. Input signal voltage conditions (Vss = 0V)

*1 Input video signal shall be symmetrical to VVC.

- *2 The typical value of the common pad voltage may lower its suitable voltage according to the set construction to use. In this case, use the voltage of which has maximum contrast as typical value. When the typical value is lowered, the maximum and minimum values may lower.
- *3 Input a uniformity improvement signal PSIG in the same polarity with video signals SIG1 to 6 and which is symmetrical to VVC. Also, the rising and falling of PSIG are synchronized with the rising of PCG pulse, and the rise time trPSIG and fall time tfPSIG are suppressed within 800ns (as shown in a diagram below). The optimum input voltage of PSIG may be changed according as drive conditions of the drive side.

Input waveform of uniformity improvement signal PSIG



Level Conversion Circuit

The LCX026ALE has a built-in level conversion circuit in the clock input unit on the panel. The input signal level increases to HVDD or VVDD. The Vcc of external ICs are applicable to 5 ± 0.5 V.

| | | | | 1 | | |
|---------|--------------------------------|--------|------|------|------|------|
| | Item | Symbol | Min. | Тур. | Max. | Unit |
| | Hst rise time | trHst | | — | 30 | |
| HST | Hst fall time | tfHst | | — | 30 | |
| nor | Hst data set-up time | tdHst | 50 | 60 | 70 | |
| | Hst data hold time | thHst | 50 | 60 | 70 | |
| | Hckn rise time*4 | trHckn | | | 30 | – ns |
| НСК | Hckn fall time ^{*4} | tfHckn | | — | 30 | |
| HOR | Hck1 fall to Hck2 rise time | to1Hck | -15 | 0 | 15 | |
| | Hck1 rise to Hck2 fall time | to2Hck | -15 | 0 | 15 | |
| | Vst rise time | trVst | | _ | 100 | |
| VST | Vst fall time | tfVst | | _ | 100 | |
| V31 | Vst data set-up time | tdVst | 5 | 10 | 15 | |
| | Vst data hold time | thVst | 5 | 10 | 15 | – µs |
| | Vck rise time | trVck | | _ | 100 | |
| VCK | Vck fall time | tfVck | | _ | 100 | |
| | Enb rise time | trEnb | | _ | 100 | |
| | Enb fall time | tfEnb | | _ | 100 | |
| ENB | Vck rise/fall to Enb rise time | tdEnb | 400 | 500 | 600 | |
| | Enb pulse width | twEnb | 2400 | 2500 | 2600 | |
| | Pcg rise time | trPcg | | | 30 | – ns |
| | Pcg fall time | tfPcg | | | 30 | |
| PCG | Pcg rise to Vck rise/fall time | toVck | 900 | 1000 | 1100 | |
| | Pcg pulse width | twPcg | 1100 | 1200 | 1300 | |
| | Blk rise time | trBlk | _ | _ | 100 |] |
| DI 1/*5 | Blk fall time | tfBlk | | | 100 |] |
| BLK*5 | Blk fall to Vst rise time | toVst | 32 | 33 | 34 | |
| | Blk pulse width | twBlk | 20 | 21 | 22 | – µs |

2. Clock timing conditions (Ta = 25° C)

(SVGA mode: fHCKn = 4.0MHz, fVCK = 24.0kHz)

*4 Hckn means Hck1 and Hck2.

*5 Blk is the timing during SVGA mode (fHckn = 4.0MHz, fVck = 24.0kHz).

<Horizontal Shift Register Driving Waveform>

| | Item | Symbol | Waveform | Conditions |
|-----|------------------------------|--------|--|--|
| | Hst rise time | trHst | Hst 10% | • Hckn ^{*3} duty cycle 50% |
| | Hst fall time | tfHst | trHst tfHst | to1Hck = 0ns to2Hck = 0ns |
| HST | Hst data set-up time | tdHst | *6 50% | • Hckn ^{*3} duty cycle 50% |
| | Hst data hold time | thHst | Hck1 50% tdHst thHst | to1Hck = 0ns to2Hck = 0ns |
| | Hckn rise time ^{*3} | trHckn | 90% *3 Hckn 90% 10% 10% | • Hckn ^{*3} duty cycle 50% |
| | Hckn fall time ^{*3} | tfHckn | trHckn tfHckn | to1Hck = 0ns to2Hck = 0ns |
| нск | Hck1 fall to Hck2 rise time | to1Hck | *6 50% | |
| | Hck1 rise to Hck2 fall time | to2Hck | Hck2 to2Hck to1Hck | |

The left-pointing arrow (←) means –.

The black dot at an arrow (•) indicates the start of measurement.

<Vertical Shift Register Driving Waveform>

| | Item | Symbol | Waveform | Conditions |
|-------|-----------------------------------|--------|-------------------------------|------------|
| | Vst rise time | trVst | 90% 90% | |
| | Vst fall time | tfVst | Vst 10% trVst tfVst | |
| VST | Vst data set-up time | tdVst | *6 50% 50% 50% 50% | |
| | Vst data hold time | thVst | Vck | |
| VCK | Vck rise time | trVck | 90% 90% 10% Vck | |
| | Vck fall time | tfVck | trVckn tfVckn | |
| | Enb rise time | trEnb | 90% 10% 10% 90% | |
| | Enb fall time | tfEnb | Enb tfEn trEn | |
| ENB | Vck rise/fall to Enb rise time | tdEnb | Vck | |
| | Enb pulse width | twEnb | Enb 50% 50% *6 twEnb tdEnb | |
| | Pcg rise time | trPcg | Vck 50% | |
| | Pcg fall time | tfPcg | | |
| PCG*7 | Pcg rise to Vck rise/fall time | toVck | 50% 50% | |
| | Pcg pulse width | trPcg | Pcg twPcg *6 | |
| | Blk rise time | twBlk | Vst / 50% | |
| | Blk fall time | tfBlk | | |
| BLK | Blk fall to Vst rise time | toVst | Blk 50% | |
| | Blk pulse width | twBlk | *6 twBlk toVst | |

*7 Input the pulse obtained by taking the OR of the above pulse (PCG) and BLK to the PCG input pin.

Electrical Characteristics (Ta = 25°C, HVDD = 15.5V, VVDD = 15.5V)

1. Horizontal drivers

| Item | | Symbol | Min. | Тур. | Max. | Unit | Condition |
|----------------------------|------------|--------|-------|------|------|------|---------------------------|
| Input pin capacitance HCKn | | CHckn | | 7 | 12 | pF | |
| | HST | CHst | | 7 | 12 | pF | |
| Input pin current | HCK1 | | -500 | -250 | _ | μA | HCK1 = GND |
| | HCK2 | | -1000 | -300 | _ | μA | HCK2 = GND |
| | HST | | -500 | -150 | | μA | HST = GND |
| | RGT | | -150 | -30 | | μA | RGT = GND |
| Video signal input pin ca | apacitance | Csig | | 130 | 200 | pF | |
| Current consumption | | IH | | 10.0 | 15.0 | mA | HCKn: HCK1, HCK2 (4.0MHz) |

2. Vertical drivers

| Item | | Symbol | Min. | Тур. | Max. | Unit | Condition |
|---|-----|--------|-------|------|------|------|--|
| Input pin capacitance | VCK | CVck | _ | 7 | 12 | pF | |
| | VST | CVst | _ | 7 | 12 | pF | |
| Input pin current | VCK | | -1000 | -150 | — | μA | VCK = GND |
| PCG, VST, ENB, DWN, BLK, MODE1, MODE2, MODE3 | | | -150 | -30 | _ | μA | PCG, VST, ENB, DWN, BLK, MODE1, MODE2, MODE3 = GND |
| Current consumption | | IV | _ | 3.0 | 6.0 | mA | VCK: (24.0kHz) |

3. Total power consumption of the panel

| Item | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------------------|--------|------|------|------|------|
| Total power consumption of the panel | PWR | | 200 | 300 | mW |

4. Pin input resistance

| Item | Symbol | Min. | Тур. | Max. | Unit |
|----------------------------|--------|------|------|------|------|
| Pin – Vss input resistance | Rpin | 0.4 | 1 | | MΩ |

5. Uniformity improvement signal

| Item | Symbol | Min. | Тур. | Max. | Unit |
|---|--------|------|------|------|------|
| Input pin capacitance for uniformity improvement signal | CPSIGo | | 8 | 12 | nF |


Electro-optical Characteristics

(SVGA mode)

| | ltem | | Symbol | Measurement method | Min. | Тур. | Max. | Unit |
|--------------------|----------|------|---------|--------------------|------|------|------|------|
| Contrast ratio | | 25°C | CR | 1 | 150 | 350 | _ | |
| Optical transmitta | ance | 25°C | Т | 2 | 15 | 17 | _ | % |
| | | | RV90-25 | | 1.0 | 1.3 | 1.7 | |
| | | 25°C | GV90-25 | | 1.1 | 1.5 | 1.9 | |
| | V90 | | BV90-25 | | 1.2 | 1.6 | 2.0 | |
| | V 90 | | RV90-60 | | 1.0 | 1.3 | 1.6 | |
| | | 60°C | GV90-60 | | 1.0 | 1.4 | 1.7 | |
| | | | BV90-60 | | 1.1 | 1.5 | 1.9 | |
| | | | RV50-25 | | 1.4 | 1.7 | 2.0 | |
| | | 25°C | GV50-25 | | 1.5 | 1.8 | 2.1 | |
| V-T | V50 | | BV50-25 | 3 | 1.6 | 1.9 | 2.2 | V |
| characteristics | | 60°C | RV50-60 | | 1.4 | 1.6 | 1.9 | |
| | | | GV50-60 | | 1.4 | 1.7 | 2.0 | |
| | | | BV50-60 | | 1.5 | 1.8 | 2.1 | |
| | | 25°C | RV10-25 | | 1.9 | 2.2 | 2.5 | |
| | | | GV10-25 | | 2.0 | 2.3 | 2.6 | |
| | V10 | | BV10-25 | | 2.1 | 2.4 | 2.7 | |
| | VIO | | RV10-60 | | 1.9 | 2.1 | 2.4 | |
| | | 60°C | GV10-60 | | 1.9 | 2.2 | 2.5 | |
| | | | BV10-60 | | 1.9 | 2.3 | 2.6 | |
| | ON time | 0°C | ton0 | | — | 30 | 80 | - ms |
| Response time | | 25°C | ton25 | 4 | — | 12 | 40 | |
| | OFF time | 0°C | toff0 | - | — | 100 | 200 | |
| | | 25°C | toff25 | | | 30 | 70 | |
| Flicker | | 60°C | F | 5 | — | -65 | -40 | dB |
| Image retention t | ime | 25°C | YT60 | 6 | _ | | 0 | S |
| Cross talk | | 25°C | СТК | 7 | _ | | 5 | % |

Reflection Preventive Processing

When a retardation film which rotates the polarization axis is used to adjust to the polarization direction of a polarization screen or prism, use a retardation film with reflection preventive processing on the surface. This prevents characteristic deterioration caused by luminous reflection.



1. Contrast Ratio

Contrast Ratio (CR) is given by the following formula (1).

$$CR = \frac{L \text{ (White)}}{L \text{ (Black)}} \dots (1)$$

L (White): Surface luminance of the center of the screen at the input signal amplitude $V_{AC} = 0.5V$. L (Black): Surface luminance of the center of the screen at $V_{AC} = 4.5V$. Both luminosities are measured by System I.

2. Optical Transmittance


Optical Transmittance (T) is given by the following formula (2).

$$T = \frac{\text{White luminance}}{\text{Luminance of light source}} \times 100 \,[\%] \dots (2)$$

"White luminance" means the maximum luminance on the screen at the input signal amplitude $V_{AC} = 0.5V$ on Measurement System I.

3. V-T Characteristics

V-T characteristics, or the relationship between signal amplitude and the transmittance of the panels, are measured by System II by inputting the same signal amplitude V_{AC} to each input pin. V₉₀, V₅₀, and V₁₀ correspond to the voltages which define 90%, 50%, and 10% of transmittance respectively.



4. Response Time


Response time ton and toff are defined by formulas (5) and (6) respectively.

ton = t1 - tON ...(5)

- toff = t2 tOFF ...(6)t1: time which gives 10% transmittance of the panel.
- t2: time which gives 90% transmittance of the panel.

The relationships between t1, t2, tON and tOFF are shown in the right figure.

Input signal voltage (Waveform applied to the measured pixels)



5. Flicker


Flicker (F) is given by formula (7). DC and AC (SVGA/VGA/PC98/NTSC: 30Hz, rms, PAL: 25Hz, rms) components of the panel output signal for gray raster^{*} mode are measured by a DC voltmeter and a spectrum analyzer in System II.

$$F[dB] = 20log \left\{ \frac{AC \text{ component}}{DC \text{ component}} \right\} ...(7)$$

 * Each input signal voltage for gray raster mode is given by Vsig = 7.0 ± V50 [V] where: V50 is the signal amplitude which gives 50% of transmittance in V-T characteristics.

6. Image Retention Time

Apply the monoscope signal to the LCD panel for 60 minutes and then change this signal to the gray scale of Vsig = $7.0 \pm V_{AC}$ (Vac: 3 to 4V). Judging by sight at the Vac that holds the maximum image retention, measure the time till the residual image becomes indistinct.






7. Cross Talk

Cross talk is determined by the luminance differences between adjacent areas represented by Wi' and Wi (i = 1 to 4) around a black window (Vsig = 4.5 V/1V).


| W2 W1 | W1' | W4 |
|-------|-----|-----|
| W2' | | W4' |
| W3 | W3' | |

Cross talk value CTK =
$$\left|\frac{Wi' - Wi}{Wi}\right| \times 100 \ [\%]$$

Viewing angle characteristics (Typical Value)




Optical transmittance of LCD panel (Typical Value)



Measurement method: Measurement system II

1. Dot Arrangement

The dots are arranged in a stripe. The shaded area is used for the dark border around the display.



2. LCD Panel Operations

[Description of basic operations]

- A vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to every 604 gate lines sequentially in a single horizontal scanning period. (in SVGA mode)
- A horizontal driver, which consists of horizontal shift registers, gates and CMOS sample-and-hold circuits, applies selected pulses to every 804 signal electrodes sequentially in a single horizontal scanning period. These pulses are used to supply the sampled video signal to the row signal lines.
- Vertical and horizontal shift registers address one pixel, and then Thin Film Transistors (TFTs; two TFTs) turn on to apply a video signal to the dot. The same procedures lead to the entire 604×804 dots to display a picture in a single vertical scanning period.
- The data and video signals shall be input with the 1H-inverted system.

[Description of operating mode]

This LCD panel can change the active area by displaying a black frame to support various computer or video signals. The active area is switched by MODE1, 2 and 3. However, the center of the screen is not changed. The active area setting modes are shown below.

| MODE1 | MODE2 | MODE3 | Display mode |
|-------|-------|-------|-----------------------|
| L | L | Н | SVGA 804 × 604 |
| L | н | L | PAL 762 × 572 |
| L | н | Н | VGA/NTSC 644 × 484 |
| н | L | L | PC98 644 × 404 |

This LCD panel has the following functions to easily apply to various uses, as well as various broadcasting systems.

- Right/left inverse mode
- Up/down inverse mode

These modes are controlled by two signals (RGT and DWN). The right/left and/or up/down setting modes are shown below.


| RGT | Mode |
|-----|------------|
| Н | Right scan |
| L | Left scan |

| DWN | Mode |
|-----|-----------|
| н | Down scan |
| L | Up scan |

Right/left and/or up/down mean the direction when the Pin 1 marking is located at the right side with the pin block upside.


To locate the active area in the center of the panel in each mode, polarity of the start pulse and clock phase for both the H and V systems nust be varied. The phase relationship between the start pulse and the clock for each mode is shown on the following pages.

(1) Vertical direction display cycle



(2) Horizontal direction display cycle


| (2.1.1) SVGA, RGT = H | |
|-------------------------------|---|
| HD HST | - |
| НСК1 | |
| HCK2 Horizontal display cycle |] |
| (2.1.2) SVGA, RGT = L | |
| HD HST | - |
| HCK2 | |
| (2.2.1) PAL, RGT = H | |
| HST | - |
| HCK1 1 2 3 4 125 126 127 128 | |
| HCK2 | |
| (2.2.2) PAL, RGT = L | |
| HD | - |
| HCK1 1 2 3 4 125 126 127 128 |] |
| HCK2 |] |




3. 6-dot Simultaneous Sampling

The horizontal shift register samples signals SIG1 to SIG6 simultaneously. This requires phase matching between signals SIG1 to SIG6 to prevent the horizontal resolution from deteriorating. Thus, phase matching between each signal is required using an external signal delaying circuit before applying the video signal to the LCD panel.

The block diagram of the delaying procedure using the sample-and-hold method is as follows. The following phase relationship diagram indicates the phase setting for right scan (RGT = High level). For left scan (RGT = Low level), the phase settings for signals SIG1 to SIG6 are exactly reversed.




<Phase relationship of delaying sample-and-hold pulses> (right scan)



Display System Block Diagram

An example of display system is shown below.




Notes on Handling


(1) Static charge prevention

Be sure to take the following protective measures. TFT-LCD panels are easily damaged by static charges.

- a) Use non-chargeable gloves, or simply use bare hands.
- b) Use an earth-band when handling.
- c) Do not touch any electrodes of a panel.
- d) Wear non-chargeable clothes and conductive shoes.
- e) Install conductive mats on the working floor and working table.
- f) Keep panels away from any charged materials.
- g) Use ionized air to discharge the panels.
- (2) Protection from dust and dirt
 - a) Operate in a clean environment.
 - b) When delivered, the panel surface (Polarizer) is covered by a protective sheet. Peel off the protective sheet carefully so as not to damage the panel.
 - c) Do not touch the panel surface. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave a stain on the surface.
 - d) Use ionized air to blow dust off the panel.
- (3) Other handling precautions
 - a) Do not twist or bend the flexible PC board especially at the connecting region because the board is easily deformed.
 - b) Do not drop the panel.
 - c) Do not twist or bend the panel or panel frame.
 - d) Keep the panel away from heat sources.
 - e) Do not dampen the panel with water or other solvents.
 - f) Avoid storing or using the panel at a high temperature or high humidity, which may result in panel damages.
 - g) Minimum radius of bending curvature for a flexible substrate must be 1mm.
 - h) Torque required to tighten screws on a panel must be $3kg \cdot cm$ or less.

Package Outline Unit: mm





weight 5.3g