SONY

Diagonal 11mm (Type 2/3) CCD Image Sensor for EIA B/W Video Cameras


Description

The ICX422AL is an interline CCD solid-state image sensor suitable for EIA B/W video cameras with a diagonal 11mm (Type 2/3) system. Compared with the current product ICX082AL, basic characteristics such as sensitivity and smear are improved drastically and high saturation characteristics are realized.


This chip features a field period readout system and an electronic shutter with variable charge-storage time. This chip is compatible with the pins of the ICX082AL and has the same drive conditions.

Features

- High sensitivity (+3.0dB compared with the ICX082AL)
- Low smear (-10.0dB compared with the ICX082AL)
- High saturation signal (+2.0dB compared with the ICX082AL)
- · High resolution and Low dark current
- Excellent antiblooming characteristics
- Continuous variable-speed shutter



ICX422AL



Optical black position (Top View)

Device Structure

- Interline CCD image sensor
- Optical size: Diagonal 11mm (Type 2/3)
- \bullet Number of effective pixels: 768 (H) \times 494 (V) approx. 380K pixels

10.25mm (H) × 8.5mm (V)

11.6µm (H) × 13.5µm (V)

Vertical (V) direction:

Horizontal 22

Silicon

- Total number of pixels: 811 (H) \times 508 (V) approx. 410K pixels
- Chip size:
- Unit cell size:
- Optical black:
- Number of dummy bits:

Vertical 1 (even fields only)

Substrate material:


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Horizontal (H) direction: Front 3 pixels, rear 40 pixels

Front 12 pixels, rear 2 pixels

Block Diagram and Pin Configuration

(Top view)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vφ4	Vertical register transfer clock	11	Vout	Signal output
2	Vфз	Vertical register transfer clock	12	Vgg	Output amplifier gate bias
3	Vφ2	Vertical register transfer clock	13	Vss	Output amplifier source
4	SUB	Substrate (overflow drain)	14	GND	GND
5	GND	GND	15	RD	Reset drain
6	Vφ1	Vertical register transfer clock	16	RG	Reset gate clock
7	VL	Protective transistor bias	17	VL	Protective transistor bias
8	NC		18	Ηφ1	Horizontal register transfer clock
9	GND	GND	19	Ηφ2	Horizontal register transfer clock
10	Vdd	Output amplifier drain power	20	HIS	Horizontal register input source bias

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate voltage SUE	– GND	-0.3 to +55	V	
Supply voltage	HIS, VDD, RD, VOUT, VSS – GND	-0.3 to +20	V	
Supply voltage	HIS, VDD, RD, VOUT, VSS – SUB	-55 to +10	V	
Vertical clock input	Vertical clock input pins - GND	-15 to +20	V	
voltage	Vertical clock input pins – SUB	to +10	V	
Voltage difference betw	veen vertical clock input pins	to +15	V	*1
Voltage difference betw	veen horizontal clock input pins	to +17	V	
Ηφ1, Ηφ2 – Vφ4		-17 to +17	V	
Ηφ1, Ηφ2, RG, Vgg – G	ND	-10 to +15	V	
Ηφ1, Ηφ2, RG, Vgg – S	UB	-55 to +10	V	
VL – SUB		-65 to +0.3	V	
Vφ1, Vφ3, HIS, Vdd, RD	, Vout – Vl	-0.3 to +30	V	
RG – VL		-0.3 to +24	V	
Vφ2, Vφ4, Vgg, Vss, Hφ	1, Hø2 – VL	-0.3 to +20	V	
Storage temperature		-30 to +80	°C	
Operating temperature		-10 to +60	°C	

*1 27V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain voltage	Vdd	14.7	15.0	15.3	V	
Reset drain voltage	Vrd	14.7	15.0	15.3	V	Vrd = Vdd
Output amplifier gate voltage	Vgg	3.8	4.2	4.6	V	
Output amplifier source	Vss	Ground	with 750Ω	resistor		±5%
Substrate voltage adjustment range	Vsuв	9		19	V	*2
Substrate voltage adjustment precision	ΔVsub	-3		+3	%	
Reset gate clock voltage adjustment range	Vrgl	0		3.0	V	*2
Reset gate clock voltage adjustment precision	ΔV RGL	-3		+3	%	
Protective transistor bias	VL	-11	-10.5	-10	V	*3
Horizontal register input source bias	Vhis	14.7	15.0	15.3	V	Vhis = Vdd

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain current	IDD		6		mA	
Input current	lin1			1	μA	*4
Input current	lin2			10	μA	*5

*2 Indications of substrate voltage (VSUB) and reset gate clock voltage (VRGL) setting value The setting value of the substrate voltage and reset gate clock voltage are indicated on the back of the image sensor by a special code. Adjust the substrate voltage (VSUB) and reset gate clock voltage (VRGL) to the indicated voltage. The adjustment precision is ±3%.

VsuB code — one character indication VRGL code — one character indication

VRGL code VSUB code

"Code" and optimal setting correspond to each other as follows.

VRGL code	1	2	3	4	5	6	7
Optimal setting	0	0.5	1.0	1.5	2.0	2.5	3.0

Vsub code	D	E	f	G	h	J	Κ	L	m	Ν	Ρ	Q	R	S	Т	U	V	W	Х	Y	Ζ
Optimal setting	9.0	9.5	10.0	10.5	11.0	11.5	12.0	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5	18.0	18.5	19.0

<Example> "5K" \rightarrow VRGL = 2.0V VSUB = 12.0V

 *3 This must no exceed the VvL voltage of the vertical clock waveform.

- *4 1) Current to each pin when 20V is applied to VDD, RD, VOUT, VSS, HIS and SUB pins, while pins that are not tested are grounded.
 - 2) Current to each pin when 20V is applied sequentially to V\u00f61, V\u00f62, V\u00f63 and V\u00f64 pins, while pins that are not tested are grounded. However, 20V is applied to SUB pin.
 - 3) Current to each pin when 15V is applied sequentially to Hφ₁, Hφ₂, RG and V_{GG} pins, while pins that are not tested are grounded. However, 15V is applied to SUB pin.
 - 4) Current to VL pin when 30V is applied to Vφ1, Vφ3, HIS, VDD, RD and VOUT pins or when, 24V is applied to RG pin or when, 20V is applied to Vφ2, Vφ4, VGG, VSS, Hφ1 and Hφ2 pins, while VL pin is grounded. However, GND and SUB pins are left open.

*5 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

Clock Voltage Conditions


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.5	15.0	15.5	V	1	
	Vvh1, Vvh2, Vvh3, Vvh4	-0.6		0	V	2	Vvh = (Vvh1 + Vvh2)/2
	Vvl1, Vvl2, Vvl3, Vvl4		-9.6		V	2	Vvl = (Vvl3 + Vvl4)/2
	Vφv	8.9			V	2	$V\phi V = VVHn - VVLn (n = 1 \text{ to } 4)$
Vertical transfer clock	Vvh1 – Vvh2			0.2	V	2	
voltage	V∨нз – V∨н	-0.5		0	V	2	
	V∨H4 − V∨H	-0.5		0	V	2	
	V∨нн			0.8	V	2	High-level coupling
	Vvhl			1.0	V	2	High-level coupling
	Vvlh			0.8	V	2	Low-level coupling
	Vvll			0.8	V	2	Low-level coupling
Horizontal transfer	Vфн	6.0		8.0	V	3	
clock voltage	Vhl	-3.5		-3.0	V	3	
Reset gata clock	Vørg	6.0		13.0	V	3	*1
voltage	Vrgl	0		3.0	V	3	
Substrate clock voltage	Vфsub	27.0		32.0	V	4	

*1 The reset gate clock voltage need not be adjusted when the reset gate clock is driven when the specifications are as given below. In this case, the reset gate clock voltage setting indicated on the back of the image sensor has not significance.


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Reset gate clock	Vrgl	-0.2	0	0.2	V	3	
voltage	Vørg	8.5	9.0	9.5	V	3	

Clock Equivalent Circuit Constant

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer	Cφν1, Cφν3		2700		pF	
clock and GND	C φν2, C φν4		2700		pF	
	Сфv12, Сфv34		2100		pF	
Capacitance between vertical transfer	Сфv23, Сфv41		900		pF	
clocks	СфV13		1000		pF	
	Сф∨24		500		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		47		pF	
Capacitance between horizontal transfer clocks	Сфнн		58		pF	
Capacitance between reset gate clock and GND	Сфкд		7		pF	
Capacitance between substrate clock and GND	Сфѕив		800		pF	
Vertical transfer clock series resistor	R1, R2, R3, R4		22		Ω	
Vertical transfer clock ground resistor	Rgnd		3		Ω	
Horizontal transfer clock series resistor	Rфн		10		Ω	



Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit


ICX422AL

Drive Clock Waveform Conditions

(1) Readout clock waveform




(2) Vertical transfer clock waveform




$VvH = (VvH1 + VvH2)/2 \\ VvL = (VvL3 + VvL4)/2 \\ V\phiV = VvHn - VvLn (n = 1 to 4)$

-7-

(3) Horizontal transfer clock waveform · Reset gate clock waveform



(4) Substrate clock waveform



Clock Switching Characteristics

Item	Symbol		twh			twl			tr			tf		Unit	Remarks
nem	Symbol	Min.	Тур.	Max.	Unit	Remarks									
Readout clock	Vт	2.3	2.5						0.5			0.5		μs	During readout
Vertical transfer	Vφ1, Vφ2		62.6			0.74			0.1			0.1		μs	During imaging
clock	Vфз, Vф4		1.3			62.1			0.1			0.1		μs	During imaging
	Нφ		20			20			15	19		15	19	ns	During imaging
Horizontal transfer clock	Ηφ1		5.38						0.01			0.01		μs	During
	Ηφ2					5.38			0.01			0.01		μs	parallel-serial conversion
Reset gate clock	φRG	11	13			51			2.0			2.0		ns	
Substrate clock	φSUB	1.5	1.8							0.5			0.5	μs	During drain charge

 $(Ta = 25^{\circ}C)$

Image Sensor Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	700	1000		mV	1	
Saturation signal	Vsat	1000			mV	2	Ta = 60°C
Smear	Sm		-130	-120	dB	3	
Video signal shading	SH			25	%	4	
Dark signal	Vdt			2	mV	5	Ta = 60°C
Dark signal shading	ΔVdt			1	mV	6	Ta = 60°C
Flicker	F			5	%	7	
Lag	Lag			0.5	%	8	

Image Sensor Characteristics Measurement Method

○Measurement conditions

- 1) In the following measurements, the substrate voltage and the reset gate clock voltage are set to the values indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point [*A] in the drive circuit example is used.

◎ Definition of standard imaging conditions

1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity luminous intensity.

2) Standard imaging condition II :

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output (Vs) at the center of the screen and substitute the value into the following formula.

$$S = Vs \times \frac{250}{60} \quad [mV]$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of signal output, 350mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the signal output, 350mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (VSm [mV]) of the signal output and substitute the value into the following formula.

Sm = $20 \times \log \left(\frac{\text{VSm}}{350} \times \frac{1}{500} \times \frac{1}{10} \times 100 \right)$ [dB] (1/10V method conversion value)

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 350mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

SH = (Vmax – Vmin)/350 × 100 [%]

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

 $\Delta Vdt = Vdmax - Vdmin [mV]$


7. Flicker


Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the signal output is 350mV, and then measure the difference in the signal level between fields (Δ Vf [mV]). Then substitute the value into the following formula.


 $F = (\Delta V f/350) \times 100 [\%]$

8. Lag

Adjust the signal output value generated by strobe light to 350mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.










Spectral Sensitivity Characteristics (includes lens characteristics, excludes light source characteristics)

Sensor Readout Clock Timing Chart





Drive Timing Chart (Vertical Sync)



Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.


- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.
- 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces.
 Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.



Sony Corporation