



# ICX434DQN

Diagonal 5.68mm (Type 1/3.2) Frame Readout CCD Image Sensor with Square Pixel for Color Cameras

**Description**

The ICX434DQN is a diagonal 5.68mm (Type 1/3.2) interline CCD solid-state image sensor with a square pixel array and 2.02M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/7.5 second. Also, the adoption of high frame rate readout mode supports 30 frames per second which is four times the speed in frame readout mode. This chip features an electronic shutter with variable charge-storage time. Adoption of a design specially suited for frame readout ensures a saturation signal level equivalent to when using field readout. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.



**Optical black position  
(Top View)**

**Features**

- Supports frame readout
- High horizontal and vertical resolution
- Supports high frame rate readout mode: 30 frames/s
- Square pixel
- Horizontal drive frequency: 18MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High color reproductivity, high sensitivity, low smear
- Continuous variable-speed shutter
- Low dark current, excellent anti-blooming characteristics
- 16-pin high-precision plastic package (top/bottom dual surface reference possible)

**Device Structure**


- Interline CCD image sensor
- Image size: Diagonal 5.68mm (Type 1/3.2)
- Total number of pixels: 1688 (H) × 1248 (V) approx. 2.11M pixels
- Number of effective pixels: 1636 (H) × 1236 (V) approx. 2.02M pixels
- Number of active pixels: 1620 (H) × 1220 (V) approx. 1.98M pixels
- Chip size: 5.27mm (H) × 4.40mm (V)
- Unit cell size: 2.8µm (H) × 2.8µm (V)
- Optical black: Horizontal (H) direction: Front 4 pixels, rear 48 pixels  
Vertical (V) direction: Front 10 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 28  
Vertical 1 (even fields only)
- Substrate material: Silicon

## Super HAD CCD™

\*Super HAD CCD is a trademark of Sony Corporation. The Super HAD CCD is a version of Sony's high performance CCD HAD (Hole-Accumulation Diode) sensor with sharply improved sensitivity by the incorporation of a new semiconductor technology developed by Sony Corporation.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram and Pin Configuration**  
(Top View)



**Pin Description**

| Pin No. | Symbol | Description                      | Pin No. | Symbol           | Description                        |
|---------|--------|----------------------------------|---------|------------------|------------------------------------|
| 1       | Vφ4    | Vertical register transfer clock | 9       | VDD              | Supply voltage                     |
| 2       | Vφ3A   | Vertical register transfer clock | 10      | GND              | GND                                |
| 3       | Vφ3B   | Vertical register transfer clock | 11      | φSUB             | Substrate clock                    |
| 4       | Vφ2    | Vertical register transfer clock | 12      | C <sub>SUB</sub> | Substrate bias*1                   |
| 5       | Vφ1A   | Vertical register transfer clock | 13      | V <sub>L</sub>   | Protective transistor bias         |
| 6       | Vφ1B   | Vertical register transfer clock | 14      | φRG              | Reset gate clock                   |
| 7       | GND    | GND                              | 15      | Hφ1              | Horizontal register transfer clock |
| 8       | VOUT   | Signal output                    | 16      | Hφ2              | Horizontal register transfer clock |

\*1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1μF.

**Absolute Maximum Ratings**

| Item                                  |  | Ratings      | Unit | Remarks |
|---------------------------------------|--|--------------|------|---------|
| Against φSUB                          | VDD, VOUT, φRG – φSUB                                | -40 to +12   | V    |         |
|                                       | Vφ1A, Vφ1B, Vφ3A, Vφ3B – φSUB                        | -50 to +15   | V    |         |
|                                       | Vφ2, Vφ4, V <sub>L</sub> – φSUB                      | -50 to +0.3  | V    |         |
|                                       | Hφ1, Hφ2, GND – φSUB                                 | -40 to +0.3  | V    |         |
|                                       | C <sub>SUB</sub> – φSUB                              | -25 to       | V    |         |
| Against GND                           | VDD, VOUT, φRG, C <sub>SUB</sub> – GND               | -0.3 to +22  | V    |         |
|                                       | Vφ1A, Vφ1B, Vφ2, Vφ3A, Vφ3B, Vφ4 – GND               | -10 to +18   | V    |         |
|                                       | Hφ1, Hφ2 – GND                                       | -10 to +6.5  | V    |         |
| Against V <sub>L</sub>                | Vφ1A, Vφ1B, Vφ3A, Vφ3B – V <sub>L</sub>              | -0.3 to +28  | V    |         |
|                                       | Vφ2, Vφ4, Hφ1, Hφ2, GND – V <sub>L</sub>             | -0.3 to +15  | V    |         |
| Between input clock pins              | Voltage difference between vertical clock input pins | to +15       | V    | *2      |
|                                       | Hφ1 – Hφ2  | -6.5 to +6.5 | V    |         |
|                                       | Hφ1, Hφ2 – Vφ4                                       | -10 to +16   | V    |         |
| Storage temperature                   |  | -30 to +80   | °C   |         |
| Guaranteed temperature of performance |  | -10 to +60   | °C   |         |
| Operating temperature                 |  | -10 to +75   | °C   |         |

\*2 +24V (Max.) when clock width < 10μs, clock duty factor < 0.1%.  
+16V (Max.) is guaranteed for turning on or off power supply.

**Bias Conditions**

| Item                       | Symbol           | Min.  | Typ. | Max.  | Unit | Remarks |
|----------------------------|------------------|-------|------|-------|------|---------|
| Supply voltage             | V <sub>DD</sub>  | 14.55 | 15.0 | 15.45 | V    |         |
| Protective transistor bias | V <sub>L</sub>   | *1    |      |       |      |         |
| Substrate clock            | φ <sub>SUB</sub> | *2    |      |       |      |         |
| Reset gate clock           | φ <sub>RG</sub>  | *2    |      |       |      |         |

\*1 V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same voltage as the V<sub>L</sub> power supply for the V driver should be used.

\*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

**DC Characteristics**


| Item           | Symbol          | Min. | Typ. | Max. | Unit | Remarks |
|----------------|-----------------|------|------|------|------|---------|
| Supply current | I <sub>DD</sub> |      | 6.5  |      | mA   |         |

**Clock Voltage Conditions**


| Item                              | Symbol   | Min.  | Typ. | Max.  | Unit | Waveform diagram | Remarks  |
|-----------------------------------|--|-------|------|-------|------|------------------|--|
| Readout clock voltage             | V <sub>VT</sub>  | 14.55 | 15.0 | 15.45 | V    | 1                |  |
| Vertical transfer clock voltage   | V <sub>VH1</sub> , V <sub>VH2</sub>  | -0.05 | 0    | 0.05  | V    | 2                | $V_{VH} = (V_{VH1} + V_{VH2})/2$                   |
|                                   | V <sub>VH3</sub> , V <sub>VH4</sub>  | -0.2  | 0    | 0.05  | V    | 2                |  |
|                                   | V <sub>VL1</sub> , V <sub>VL2</sub> ,<br>V <sub>VL3</sub> , V <sub>VL4</sub> | -8.0  | -7.5 | -7.0  | V    | 2                | $V_{VL} = (V_{VL3} + V_{VL4})/2$                   |
|                                   | V <sub>φV</sub>  | 6.8   | 7.5  | 8.05  | V    | 2                | $V_{φV} = V_{VHn} - V_{VLn} (n = 1 \text{ to } 4)$ |
|                                   | V <sub>VH3</sub> - V <sub>VH</sub>   | -0.25 |      | 0.1   | V    | 2                |  |
|                                   | V <sub>VH4</sub> - V <sub>VH</sub>   | -0.25 |      | 0.1   | V    | 2                |  |
|                                   | V <sub>VHH</sub>   |       |      | 0.5   | V    | 2                | High-level coupling                                |
|                                   | V <sub>VHL</sub>   |       |      | 0.5   | V    | 2                | High-level coupling                                |
|                                   | V <sub>VLH</sub>   |       |      | 0.5   | V    | 2                | Low-level coupling                                 |
|                                   | V <sub>VLL</sub>   |       |      | 0.5   | V    | 2                | Low-level coupling                                 |
| Horizontal transfer clock voltage | V <sub>φH</sub>  | 3.0   | 3.3  | 3.6   | V    | 3                |  |
|                                   | V <sub>H</sub> L   | -0.05 | 0    | 0.05  | V    | 3                |  |
|                                   | V <sub>CR</sub>  | 0.5   | 1.65 |       | V    | 3                | Cross-point voltage                                |
| Reset gate clock voltage          | V <sub>φRG</sub>   | 3.0   | 3.3  | 3.6   | V    | 4                |  |
|                                   | V <sub>RGLH</sub> - V <sub>RGLL</sub>  |       |      | 0.4   | V    | 4                | Low-level coupling                                 |
|                                   | V <sub>RGL</sub> - V <sub>RGLm</sub>   |       |      | 0.5   | V    | 4                | Low-level coupling                                 |
| Substrate clock voltage           | V <sub>φSUB</sub>  | 21.5  | 22.5 | 23.5  | V    | 5                |  |

**Clock Equivalent Circuit Constant**

| Item  | Symbol                     | Min. | Typ. | Max. | Unit     | Remarks |
|---|----------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND   | $C\phi V1A, C\phi V3A$     |      | 680  |      | pF       |         |
|   | $C\phi V1B, C\phi V3B$     |      | 1500 |      | pF       |         |
|   | $C\phi V2, C\phi V4$       |      | 1500 |      | pF       |         |
| Capacitance between vertical transfer clocks          | $C\phi V1A2, C\phi V3A4$   |      | 100  |      | pF       |         |
|   | $C\phi V1B2, C\phi V3B4$   |      | 220  |      | pF       |         |
|   | $C\phi V23A, C\phi V41A$   |      | 30   |      | pF       |         |
|   | $C\phi V23B, C\phi V41B$   |      | 56   |      | pF       |         |
|   | $C\phi V1A3A$              |      | 12   |      | pF       |         |
|   | $C\phi V1B3B$              |      | 82   |      | pF       |         |
|   | $C\phi V1A3B, C\phi V1B3A$ |      | 39   |      | pF       |         |
|   | $C\phi V24$                |      | 100  |      | pF       |         |
|   | $C\phi V1A1B, C\phi V3A3B$ |      | 30   |      | pF       |         |
| Capacitance between horizontal transfer clock and GND | $C\phi H1$                 |      | 30   |      | pF       |         |
|   | $C\phi H2$                 |      | 30   |      | pF       |         |
| Capacitance between horizontal transfer clocks        | $C\phi HH$                 |      | 56   |      | pF       |         |
| Capacitance between reset gate clock and GND          | $C\phi RG$                 |      | 5    |      | pF       |         |
| Capacitance between substrate clock and GND           | $C\phi SUB$                |      | 470  |      | pF       |         |
| Vertical transfer clock series resistor               | $R1A, R3A$                 |      | 270  |      | $\Omega$ |         |
|   | $R1B, R3B$                 |      | 110  |      | $\Omega$ |         |
|   | $R2, R4$                   |      | 56   |      | $\Omega$ |         |
| Vertical transfer clock ground resistor               | $R_{GND}$                  |      | 10   |      | $\Omega$ |         |
| Horizontal transfer clock series resistor             | $R\phi H$                  |      | 15   |      | $\Omega$ |         |




**Vertical transfer clock equivalent circuit**




**Horizontal transfer clock equivalent circuit**

Drive Clock Waveform Conditions

(1) Readout clock waveform



(2) Vertical transfer clock waveform




$$V_{VH} = (V_{VH1} + V_{VH2})/2$$

$$V_{VL} = (V_{VL3} + V_{VL4})/2$$


$$V_{\phi n} = V_{VHn} - V_{VVLn} \quad (n = 1 \text{ to } 4)$$

**(3) Horizontal transfer clock waveform**



Cross-point voltage for the  $H\phi_1$  rising side of the horizontal transfer clocks  $H\phi_1$  and  $H\phi_2$  waveforms is  $V_{CR}$ . The overlap period for  $t_{wh}$  and  $t_{wl}$  of horizontal transfer clocks  $H\phi_1$  and  $H\phi_2$  is  $t_{wo}$ .

**(4) Reset gate clock waveform**



$V_{RGLH}$  is the maximum value and  $V_{RGLL}$  is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition,  $V_{RGL}$  is the average value of  $V_{RGLH}$  and  $V_{RGLL}$ .


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming  $V_{RGH}$  is the minimum value during the interval  $t_{wh}$ , then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

Negative overshoot level during the falling edge of RG is  $V_{RGLm}$ .

**(5) Substrate clock waveform**



(A bias generated within the CCD)

**Clock Switching Characteristics** (Horizontal drive frequency:18MHz)

| Item                      | Symbol  | twh             |      |      | twl  |      |      | tr   |      |      | tf   |      |      | Unit | Remarks              |
|---------------------------|---|-----------------|------|------|------|------|------|------|------|------|------|------|------|------|----------------------|
|                           |   | Min.            | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |      |                      |
| Readout clock             | V <sub>T</sub>  | 1.36            | 1.56 |      |      |      |      |      | 0.5  |      |      | 0.5  |      | μs   | During readout       |
| Vertical transfer clock   | V <sub>φ1A</sub> , V <sub>φ1B</sub> ,<br>V <sub>φ2</sub> , V <sub>φ3A</sub> ,<br>V <sub>φ3B</sub> , V <sub>φ4</sub> |                 |      |      |      |      |      |      |      |      | 15   |      | 250  | ns   | When using CXD1267AN |
| Horizontal transfer clock | During imaging  | H <sub>φ1</sub> | 14   | 19.5 |      | 14   | 19.5 |      | 8.5  | 14   |      | 8.5  | 14   | ns   | tf ≥ tr – 2ns        |
|                           |   | H <sub>φ2</sub> | 14   | 19.5 |      | 14   | 19.5 |      | 8.5  | 14   |      | 8.5  | 14   |      |                      |
|                           | During parallel-serial conversion   | H <sub>φ1</sub> |      | 5.56 |      |      |      |      | 0.01 |      |      | 0.01 |      | μs   |                      |
|                           |   | H <sub>φ2</sub> |      |      |      |      | 5.56 |      | 0.01 |      |      | 0.01 |      |      |                      |
| Reset gate clock          | φ <sub>RG</sub>   | 7               | 10   |      |      | 37   |      | 4    |      |      | 5    |      | ns   |      |                      |
| Substrate clock           | φ <sub>SUB</sub>  | 1.7             | 3.6  |      |      |      |      |      |      |      | 0.5  |      | 0.5  | μs   | During drain charge  |

| Item                      | Symbol                            | two  |      |      | Unit | Remarks |
|---------------------------|-----------------------------------|------|------|------|------|---------|
|                           |                                   | Min. | Typ. | Max. |      |         |
| Horizontal transfer clock | H <sub>φ1</sub> , H <sub>φ2</sub> | 12   | 19.5 |      | ns   |         |

**Spectral Sensitivity Characteristics** (excludes lens characteristics and light source characteristics)




Image Sensor Characteristics


(Ta = 25°C)

| Item                   | Symbol       | Min. | Typ. | Max. | Unit | Measurement method | Remarks                      |
|------------------------|--------------|------|------|------|------|--------------------|------------------------------|
| G sensitivity          | Sg           | 200  | 250  |      | mV   | 1                  | 1/30s accumulation           |
| Sensitivity comparison | R            | Rr   | 0.46 | 0.72 |      | 1                  |                              |
|                        | B            | Rb   | 0.33 | 0.59 |      | 1                  |                              |
| Saturation signal      | Vsat         | 420  |      |      | mV   | 2                  | Ta = 60°C                    |
| Smear                  | Sm           |      | -86  | -76  | dB   | 3                  | Frame readout mode*1         |
|                        |              |      | -74  | -64  |      |                    | High frame rate readout mode |
| Video signal shading   | SHg          |      |      | 20   | %    | 4                  | Zone 0 and I                 |
|                        |              |      |      | 25   | %    | 4                  | Zone 0 to II'                |
| Dark signal            | Vdt          |      |      | 8    | mV   | 5                  | Ta = 60°C, 15 frame/s        |
| Dark signal shading    | $\Delta Vdt$ |      |      | 4    | mV   | 6                  | Ta = 60°C, 15 frame/s,*2     |
| Line crawl G           | Lcg          |      |      | 3.8  | %    | 7                  |                              |
| Line crawl R           | Lcr          |      |      | 3.8  | %    | 7                  |                              |
| Line crawl B           | Lcb          |      |      | 3.8  | %    | 7                  |                              |
| Lag                    | Lag          |      |      | 0.5  | %    | 8                  |                              |


\*1 After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation.

\*2 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

Zone Definition of Video Signal Shading



Measurement System




**Note)** Adjust the amplifier gain so that the gain between [\*A] and [\*B], and between [\*A] and [\*C] equals 1.



**Image Sensor Characteristics Measurement Method**

◎ **Color coding of this image sensor & Readout**




**Color Coding Diagram**

The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively. For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.

◎ **Readout modes**

The diagram below shows the output methods for the following two readout modes.



**Note)** Blacked out portions in the diagram indicate pixels which are not read out. Output starts from the line 2 in high frame rate readout mode

1. Frame readout mode  
In this mode, all pixel signals are divided into two fields and output. All pixel signals are read out independently, making this mode suitable for high resolution image capturing.
2. High frame rate readout mode  
All effective area signals are output in 1/4 the period for frame readout mode by reading out two lines for every eight lines. The number of output lines is 309 lines. This readout mode emphasizes processing speed over vertical resolution.

### ◎ Measurement conditions

- 1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.

### ◎ Definition of standard imaging conditions

- 1) Standard imaging condition I:  
Use a pattern box (luminance: 706cd/m<sup>2</sup>, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
- 2) Standard imaging condition II:  
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.
- 3) Standard imaging condition III:  
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens (exit pupil distance –33mm) with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. G sensitivity, sensitivity comparison

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs ( $V_{Gr}$ ,  $V_{Gb}$ ,  $V_R$  and  $V_B$ ) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas.

$$\begin{aligned} V_G &= (V_{Gr} + V_{Gb})/2 \\ S_g &= V_G \times 100/30 \text{ [mV]} \\ R_r &= V_R/V_G \\ R_b &= V_B/V_G \end{aligned}$$

#### 2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

#### 3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output ( $G_{ra}$ ,  $G_{ba}$ ,  $R_a$ ,  $B_a$ ), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $V_{sm}$  [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

$$S_m = 20 \times \log \left( V_{sm} \div \frac{G_{ra} + G_{ba} + R_a + B_a}{4} \times \frac{1}{500} \times \frac{1}{10} \right) \text{ [dB]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum (Grmax [mV]) and minimum (Grmin [mV]) values of the Gr signal output and substitute the values into the following formula.

$$SHg = (Grmax - Grmin)/150 \times 100 [\%]$$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

7. Line crawl


Set to standard imaging condition II. Adjusting the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G and B filters and measure the difference between G signal lines ( $\Delta G_{lr}$ ,  $\Delta G_{lg}$ ,  $\Delta G_{lb}$  [mV]) as well as the average value of the G signal output ( $G_{ar}$ ,  $G_{ag}$ ,  $G_{ab}$ ). Substitute the values into the following formula.

$$Lci = \Delta G_{li}/G_{ai} \times 100 [\%] \quad (i = r, g, b)$$


8. Lag

Adjust the Gr signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.


$$Lag = (Vlag/150) \times 100 [\%]$$



Drive Circuit




Drive Timing Chart (Vertical Sequence) High Frame Rate Readout Mode → Frame Readout Mode/Electronic Shutter




**Note)** The B output signal contains a blooming component and should therefore not be used.



Drive Timing Chart (Vertical Sync) Frame Readout Mode




Drive Timing Chart (Vertical Sync) Frame Readout Mode







Drive Timing Chart (Vertical Sync) High Frame Rate Readout Mode




Drive Timing Chart (Vertical Sync) High Frame Rate Readout Mode



Drive Timing Chart (Horizontal Sync) Frame Readout Mode



Drive Timing Chart (Horizontal Sync) High Frame Rate Readout Mode



## Notes on Handling

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.  
Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensors.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

### 4) Installing (attaching)

- a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited



- b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.

