# PLL/OSC/MIX IC for Digital Tuner

#### **Description**

The CXA3275Q is a monolithic tuner IC for single conversion system digital broadcast tuners. This IC integrates three sets of local oscillator and mixer circuits (VHF Low Band/ VHF High Band/UHF Band), an IF amplifier and a tuning PLL onto a single chip, enabling further miniaturization of the tuner.

#### **Features**


- Balanced oscillators with low-phase noise and excellent oscillation stability (UHF: 4 pins, VHF: 2 pins)
- High linearity mixer and IF amplifier
- IF output switchable between balanced and unbalanced
- Low-phase noise PLL synthesizer (3-wire bus format)
- Reference frequency programmable in 4 bits
- On-chip high voltage drive transistor for charge pump
- On-chip 4-output band switch (PNP transistor on/off)
- 40-pin QFP package

#### **Applications**

Digital CATV tuners

#### Structure

Bipolar silicon monolithic IC



#### **Absolute Maximum Ratings** ( $Ta = 25^{\circ}C$ )

Supply voltage Vcc, PLLVcc -0.3 to +6.0 V
 IFVcc -0.3 to +6.0 V

Storage temperature

Tstg -55 to +150 °C

• Allowable power dissipation

P<sub>D</sub> 1.58 W

(when mounted on a printed circuit board)

#### **Operating Conditions**


Supply voltage Vcc, PLLVcc 4.5 to 5.5 V
 IFVcc 4.5 to 5.5 V
 Operating temperature

Topr -40 to +80 °C

This IC has pins whose electrostatic discharge strength is weak as a high-frequency process is used for this IC. Take care when handling the IC.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

### **Block Diagram and Pin Configuration**



## Pin Description and Equivalent Circuit

Pin No.	Symbol	Pin voltage [V]	Equivalent circuit	Description
1	IFOUT1	2.5	3 IFVcc	IF outputs. IFOUT1 and IFOUT2 output a balanced signal. When taking a signal as an
2	IFOUT2	2.0	2	unbalanced output, connect the pin not used for output to IFVcc. At this time the output stage current is saved.
3	IFVcc	_		IF amplifier power supply.
4	IFGND	_		IF amplifier GND.
5	VLOSC2	2.5	(5) (6) Vcc	External resonance circuit
6	VLOSC1	3k 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	connection for VL oscillator.	
7	VHOSC2	2.5	7 8 Vcc	External resonance circuit
8	VHOSC1	2.5	3k 3k 20k 20k ₹ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	connection for VH oscillator.
9	UOSCB2	UHF: 2.2 VL/VH: 2.3	9 10 11 12 Vcc	
10	UOSCE2	UHF: 1.5 VL/VH: –	3k	External resonance circuit
11	UOSCE1	UHF: 1.5 VL/VH: –	3k	connection for UHF oscillator.
12 UOSCB		UHF: 2.2 VL/VH: 2.3		
13	RFGND			Analog GND.

Pin No.	Symbol	Pin voltage [V]	Equivalent circuit	Description
14	IFIN2	2.7	3 IFVcc 14 15	IF inputs.
15	IFIN1	2.7	5k \$ \$5k \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	п прис
16	GND	0		GND
17	MIXOUT2		(18) (17)	Mixer outputs.
18	MIXOUT1			winer outputs.
19	Vcc			Band switch, mixer and local oscillator circuit power supply.
20	UIN2	VL/VH: 0 UHF: 1.9	19 Vcc	UHF inputs.
21	UIN1	VL/VH: 0 UHF: 1.9		
22	VHIN2	VH: 3 VL: 3.16 UHF: 3.24	(19) Vcc	
23	VHIN1	VH: 3 VL: 3.16 UHF: 3.24	22 24 23 25	VH and VL inputs.
24	VLIN2	VH: 3.16 VL: 3 UHF: 3.24	5k\$ \$5k\$	vii and ve inputs.
25	VLIN1	VH: 3.16 VL: 3 UHF: 3.24	mm $m$	

Pin No.	Symbol	Pin voltage [V]	Equivalent circuit	Description
26	BS1	ON: 4.9	(19) Vcc	Pin 26: Band switch 1 output. Pin 29: Band switch 4 output.
29	BS4	OFF: 0	26 29 777 777 777 777 777 777 777 777 777 77	The pin corresponding to the band selected by the data goes High.
27	BS2	ON: 4.9	19 Vcc \$20k \$70k	Pin 27: Band switch 2 output. Pin 28: Band switch 3 output.
28	BS3	OFF: 0	(28) \$70k \$70k \$30k \$\frac{1}{2} \frac{1}{2} \frac{1}{	The pin corresponding to the band selected by the data goes High.
30	NC	_		NC.
31	PLLVcc	_		PLL Vcc.
32	СР	_	31 PLLVcc W 32 W 33	Charge pump output. Connects the loop filter.
33	VT	_		Transistor open collector output for varicap diode drive. Connects the loop filter.
34	XI	3.1	PLLVcc 31 34 34 35	External reference clock input. Connects the crystal when used as a reference oscillator.
35	хо	3.0		Connects the crystal when used as a reference oscillator.
36	PLLGND	_		PLL GND.

Pin No.	Symbol	Pin voltage [V]	Equivalent circuit	Description
37	LOCK	5.0 (lock)	PLLVcc 37	Lock detection.
31	LOCK	0.2 (unlock)		High when locked, Low when unlocked.
38	SDA	_	31 PLLVcc 5k 38 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	Data input.
39	SCL	_	31) PLLLVcc	Clock input.
40	CE	1.25 (when open)	31 PLLVcc 40 Sook 50k TIM TIM TIM TIM	Enable pin.

## **Electrical Characteristics** (See the Electrical Characteristics Measurement Circuit.)

(Vcc = 5V, IFVcc = 5V, PLLVcc = 5V, Ta = 25°C)

### **Circuit Current**

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
	lccv1	During VHF operation Unbalanced output Band switch output open	80	113	145	mA
Circuit current	lccu1	During UHF operation Unbalanced output Band switch output open	85	120	151	mA
Circuit current	lccv2	During VHF operation Balanced output Band switch output open	91	130	170	mA
	During UHF operation Iccu2 Balanced output	During UHF operation Balanced output Band switch output open	100	137	177	mA

### **OSC/MIX/IF Amplifier Block**


Item	Symbol	Meas	urement conditions	Min.	Тур.	Max.	Unit
	CG1-1	VL operation	frf = 50MHz, fif = 39MHz	18.5	21.5	25	dB
	CG1-2	VL operation	frf = 150MHz, fif = 39MHz	19	22	25.5	dB
Conversion gain 1 *1	CG1-3	VH operation	frf = 150MHz, fif = 39MHz	19	22	25.5	dB
(Unbalanced)	CG1-4	VH operation	frf = 450MHz, fif = 39MHz	19	22	25.5	dB
	CG1-5	UHF operation	frf = 450MHz, fif = 39MHz	23.5	26.5	30	dB
	CG1-6	UHF operation	frf = 850MHz, fif = 39MHz	24.5	27.5	31	dB
	CG2-1	VL operation	frf = 50MHz, fif = 39MHz	25.5	28.5	32	dB
	CG2-2	VL operation	frf = 150MHz, fif = 39MHz	26	29	32.5	dB
Conversion gain 2 *1, *2	CG2-3	VH operation	frf = 150MHz, fif = 39MHz	26	29	32.5	dB
(Balanced)	CG2-4	VH operation	frf = 450MHz, fif = 39MHz	26	29	32.5	dB
	CG2-5	UHF operation	frf = 450MHz, fif = 39MHz	30.5	33.5	37	dB
	CG2-6	UHF operation	frf = 850MHz, fif = 39MHz	31.5	34.5	38	dB
	NF1	VL operation	frf = 50MHz, fif = 39MHz		15.5	18.5	dB
	NF2	VL operation	frf = 150MHz, fif = 39MHz		15	18	dB
Noise figure *1, *3	NF3	VH operation	fre = 150MHz, fir = 39MHz		15	18	dB
(Unbalanced)	NF4	VH operation	frf = 450MHz, fif = 39MHz		15	18	dB
	NF5	UHF operation	frf = 450MHz, fif = 39MHz		10.5	13.5	dB
	NF6	UHF operation	frf = 850MHz, fif = 39MHz		10.5	13.5	dB

## OSC/MIX/IF Amplifier Block (cont.)

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
	CM1-1	VL operation $f_D = 50MHz$ , $f_{IF} = 39MHz$ , $f_{UD} = \pm 6MHz$ (80% AM)	83.5	87.5		dΒμ
	CM1-2	VL operation fD = 150MHz, fIF = 39MHz, fUD = $\pm$ 6MHz (80% AM)	83.5	87.5		dΒμ
*1, *4 1% cross modulation 1	CM1-3	VH operation fD = 150MHz, fIF = 39MHz, fUD = $\pm$ 6MHz (80% AM)	83	87		dΒμ
(Unbalanced)	CM1-4	VH operation fD = $450$ MHz, fIF = $39$ MHz, fUD = $\pm 6$ MHz ( $80\%$ AM)	83	87		dΒμ
	CM1-5	UHF operation fD = $450MHz$ , fIF = $39MHz$ , fUD = $\pm 6MHz$ (80% AM)	78	82		dΒμ
	CM1-6	UHF operation fD = 850MHz, fIF = 39MHz, fUD = $\pm$ 6MHz (80% AM)	77	81		dΒμ
	CM2-1	VL operation fD = $50MHz$ , fIF = $39MHz$ , fUD = $\pm 12MHz$ (40% AM)	91.5	95.5		dΒμ
	CM2-2	VL operation fD = 150MHz, fIF = 39MHz, fUD = $\pm 12$ MHz (40% AM)	91.5	95.5		dΒμ
*1, *5 1% cross modulation 2	CM2-3	VH operation $f_D = 150MHz$ , $f_{IF} = 39MHz$ , $f_{UD} = \pm 12MHz$ (40% AM)	90	94		dΒμ
(Unbalanced)	CM2-4	VH operation $f_D = 450MHz$ , $f_{IF} = 39MHz$ , $f_{UD} = \pm 12MHz$ (40% AM)	89	93		dΒμ
	CM2-5	UHF operation $f_D = 450MHz$ , $f_{IF} = 39MHz$ , $f_{UD} = \pm 12MHz$ (40% AM)	85	89		dΒμ
	CM2-6	UHF operation $f_D = 850MHz$ , $f_{IF} = 39MHz$ , $f_{UD} = \pm 12MHz$ (40% AM)	84	88		dΒμ
Maximum output power	Pomax	$50\Omega$ load, saturation output, fif = 45MHz	+10	+13		dBm
*6 Phase noise 1	PN 1	1kHz offset Phase comparison frequency = 218.75kHz Charge pump current: 900μA		73		dBc/Hz
Phase noise 2 PN 2		10kHz offset Phase comparison frequency = 218.75kHz Charge pump current: 900µA		90		dBc/Hz
*6, *7 Oscillator phase noise	C/N	50kHz offset Phase comparison frequency = 218.75kHz Charge pump current variable	60	70		dBc


- \*1 Value measured with the untuned input.
- \*2 Value compensated for the loss due to the external parts connected to Pins 1 and 2, and converted to the IC output pin amplitude.
- \*3 Noise figure is the direct-reading value of NF meter in DSB.

\*4



Input value (SG2,  $50\Omega$  termination) when S/I = 46dB with the spectrum analyzer

\*5



Input value (SG2,  $50\Omega$  termination) when S/I = 46dB with the spectrum analyzer

- \*6 Value when 14MHz (300mVp-p) is SG (Hewlett-Packard Japan, Ltd.: 8644A) input as the external REF CLOCK.
- \*7 The spectrum analyzer is set for SPAN:100kHz, RBW:3kHz and VBW:100Hz.

### **PLL Block**


Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
Lock-up time 1	LUT1	fosc 89MHz ←→ fosc 479MHz		10		ms
Lock-up time 2	LUT2	fosc 479MHz ←→ fosc 889MHz		10		ms
Reference leak	REFL	Phase comparison frequency = 218.75kHz		65		dBc
CL and DA input		, ,				
"H" level input voltage	ViH		3		Vcc	V
"L" level input voltage	VIL		GND		1.5	V
"H" level input current	Іін	VIH = VCC		0	-0.1	μA
"L" level input current	lı∟	VIL = GND		-0.2	-4	μA
CE input						1 -
"H" level input voltage	ViH		3		Vcc	V
"L" level input voltage	VIL		GND		1	V
"H" level input current	Іін	VIH = VCC		100	200	μA
"L" level input current	lı∟	VIL = GND		-35	-100	μA
CPO (charge pump)						
Output current 1	ICPO2	When 300µA is selected	±210	±300	±420	μA
Output current 2	ICPO4	When 900µA is selected	±600	±900	±1215	μA
VT (VC voltage output)				'		
Maximum output voltage	Vтн				33	V
Minimum output voltage	VTL	Sink current = 1mA		0.3	0.8	V
REFOSC						
Oscillation frequency range	Fxтоsc		3	4	5	MHz
Drive frequency	REFIN1		3	14	20	MHz
Drive level	REFIN2	External reference clock: sine wave	250	350	500	mVp-p
Band SW						1
Output current	IBS	When ON			<b>-</b> 5	mA
Saturation voltage	Vsat	When ON Source current = 5mA		150	300	mV
Leak current	Leakss	When OFF IFVcc = 5.5V		0.5	3	μA
LOCK		•	•	•	•	•
"H" output voltage	VLOCKH	When locked	Vcc – 1	Vcc - 0.3	Vcc	V
"L" output voltage	VLOCKH	When unlocked	0	0.1	0.5	V

## PLL Block (cont.)

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit				
Bus timing (3-wire bus	Bus timing (3-wire bus)									
Data setup time	tsp		300			ns				
Data hold time	<b>t</b> HD		600			ns				
Enable waiting time	twe		300			ns				
Enable setup time	tse		300			ns				
Enable hold time	the		600			ns				

#### **Electrical Characteristics Measurement Circuit**

#### **Inductance Constants**



<sup>\*1: 14</sup>MHz, sine wave, 300mVp-p input (Hewlett-Packard Japan, Ltd.: 8644A)

#### **Description of Operation**

The CXA3275Q is a tuner IC which frequency converts 55 to 860MHz cable digital broadcasts to IF.

In addition to the mixer, local oscillation and IF amplifier circuits required for frequency conversion to IF, this IC also integrates a PLL circuit for local oscillation frequency control onto a single chip.

The functions of the various circuits are described below.

#### 1. Mixer circuit

This circuit outputs the frequency difference between the signal input to VLIN, VHIN or UIN and the local oscillation signal.

There are three sets of mixer circuits for VHF Low Band, VHF High Band and UHF Band.

VHF Low and VHF High are common emitter type mixer input circuits, and UHF is a common base type mixer input circuit.

#### 2. Local oscillation circuit

A VCO is formed by externally connecting an LC resonance circuit composed of a varicap diode and inductance.

There are three sets of oscillation circuits for VHF Low Band, VHF High Band and UHF Band.

VHF Low and VHF High are 2-pin fully differential oscillation circuits and UHF is a 4-pin fully differential oscillation circuit.

#### 3. IF amplifier circuit

This circuit amplifies the mixer IF output, and consists of an amplifier stage and low impedance output stage. IF output is low impedance (emitter follower output), and can be selected from balanced and unbalanced output.

When unbalanced output is selected, the output stage current can be saved by connecting the pin not used for output to IFVcc.

#### 4. PLL circuit

This PLL circuit controls the local oscillation frequency.

It consists of a programmable divider, phase comparator, charge pump and reference oscillator.

The control format supports the 3-wire bus format.

#### 5. Band switch circuit

The MT58A has four sets of built-in PNP transistors which can be controlled by the bus data.

These outputs switch the on-chip mixer and oscillator circuits, and the relationship with the control data is as shown in the table below.

#### Relationship between the Band Switch Data and Mixer/Oscillator Operation

	Band sw	itch data		Mixer circuit			Os	cillation circ	cuit
BS1	BS2	BS3	BS4	VHF Low	VHF High	UHF	VHF Low	VHF High	UHF
*	1	0	*	0	Х	Х	0	Х	Х
*	0	1	*	Х	0	Х	Х	0	Х
*	0	0	*	Х	Х	0	Х	Х	0

\*: Don't care

O: Operating

X: Not operating

#### **Description of PLL Block**

The CXA3275Q supports the 3-wire bus control format.

Serial data is transferred using the DA pin (DATA), CL pin (CLOCK) and CE pin (ENABLE) inputs. Data is loaded to the shift register at the falling edge of the clock signal, and is latched at the falling edge of the enable signal.

The clocks during the enable period are counted, and 28 bits of data as counted from the rising edge of the enable signal are loaded as valid data.

The MT58A has the power-on reset function and the register data become all "0" after the power is turned on. The threshold value of the power-on reset is approximately 3.0V.

The VCO lock frequency is obtained according to the following formula.

 $fosc = fref \times (16M + S)$  fosc: Local oscillator frequency fref: Phase comparison frequency

M: Main divider frequency division ratio S: Swallow counter frequency division ratio


The variable frequency division ranges of M and S are as follows, and are set as binary.

 $S < M \le 8191$  $0 \le S \le 15$ 

The control format is as shown below.

Serial data (total 28 bits): Band data (4 bits) + various settings (3 bits)

+ reference frequency data (4 bits) + frequency data (17 bits)



M0 to: Main divider frequency division ratio setting

S0 to: Swallow counter frequency division ratio setting

CD: Charge pump OFF and varicap output OFF (when "1")

CP: Charge pump current switching (See the Charge Pump Current Table.)

BS1 to BS4: Band switch control (Output PNP transistor ON when "1". See the Band Switch Output Table.)

R0 to R3: Reference divider frequency division ratio setting. (See the Reference Divider Frequency

Division Ratio Table.)

#### **Charge Pump Current Table**

Charge pump current	СР
300µA	0
900μΑ	1

#### **Reference Divider Frequency Division Ratio Table**

R3	R2	R1	R0	Frequency division ratio
0	0	0	0	2
0	0	0	1	4
0	0	1	0	8
0	0	1	1	16
0	1	0	0	32
0	1	0	1	64
0	1	1	0	128
0	1	1	1	256
1	0	0	0	512
1	0	0	1	6
1	0	1	0	12
1	0	1	1	24
1	1	0	0	48
1	1	0	1	96
1	1	1	0	192
1	1	1	1	384

### **Band Switch Output Table**

Band switch data				Band switch pins				Operating mode
BS1	BS2	BS3	BS4	BS1	BS2	BS3	BS4	(MIX/OSC)
1	0	0	0	ON	OFF	OFF	OFF	UHF
0	1	0	0	OFF	ON	OFF	OFF	VL
0	0	1	0	OFF	OFF	ON	OFF	VH
0	0	0	1	OFF	OFF	OFF	ON	UHF


#### <Supplement>

• Operation for Power On

When the data transfer is not performed after the power on, both the mixer and oscillator blocks operate in UHF as the register data are all "0" by the power-on reset.

At this time, the Pin 33 (VT) voltage becomes the value equal to the varicap diode supply voltage (30V) when the external clock is input to Pin 34 (XI) or when the crystal is connected to this pin for self-oscillation. When the external clock is not input simultaneously with the power-on or the crystal is not connected, the Pin 33 voltage becomes unstable.

## 3-wire Bus Timing Chart





thd: Data hold time

tse: Enable setup time


the: Enable hold time twe: Enable waiting time

### **Characteristics Graphs**







#### Band SW output voltage vs. Output current




# Conversion gain vs. Reception frequency (Untuned input)




# Noise figure vs. Reception frequency (Untuned input, in DSB)




# 1% adjacent cross modulation vs. Reception frequency (Untuned input)




# 1% adjacent cross modulation vs. Reception frequency (Untuned input)




# OSC phase noise vs. Reception frequency (Untuned input)




# Oscillation frequency supply voltage fluctuation (PLL off)




### Input/output characteristics (Untuned input)




## **VHF Low Input Impedance**




## **VHF High Input Impedance**




## **UHF Input Impedance**



## **IF Output Impedance**



#### Package Outline Unit: mm



**NOTE: PALLADIUM PLATING** 

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).